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INTRODUCTION AND SUMMARY
This document describes the design and operation of a quad redundant
data terminal and a multiplexer/demultiplexer (MDU) designed and constructed
by the Denver Division of Martin Marietta. The work was performed under
NASA/MSFC Contract NAS8-27538.
, The most unique feature of the work performed is the design of the
^ quad redundant data terminal. This is one of the few designs that we
know of where the unit is fail/op, fail/op, fail/safe. Laboratory
tests indeed confirm that the unit will operate satisfactorily with the
failure of three out of four channels.
Although the design utilizes state-of-the-art technology. The
waveform error checks, the voting techniques, and the parity bit checks
are believed to be used in unique configurations. Correct word selection
routines are also novel, if not unique.
The MDU design, while not redundant, utilizes, the latest
state-of-the-art advantages of light coupler and interested amplifiers.
Much of the technology employed was an evolution of prior NASA con-
tracts related to the Addressable Time Division Data System. A good
example of the earlier technology development was contract NAS8-25066
which resulted in the development of a low level analog multiplexer, a
high level analog multiplexer, and a digital multiplexer.
The following chapters discuss system concepts; describe the data
terminal and MDU; present theory of operation; and provide instructions
for installation, operation, arid testing of the units. A list of all
drawings is included for reference and all schematic, block and timing
diagrams are incorporated as a part of the report.
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I. GENERAL SYSTEM-DESCRIPTION
1. System Concept
Under NASA Contract NAS8-27538 a prototype quad redundant data
terminal and associated multiplexer/demultiplexer units (MDU's) have
been designed and built. The quad redundancy allows the system to
meet a fail operational, fail operational, fail safe criteria. As
shown in Figure 1 , the data terminal interfaces with a redundant
main supervisory bus and a redundant main data bus. Up to 64 data
terminals can be operated from these buses. Three redundant local
buses, for supervisory words, data in, and data out, are provided to
interface with the MDU's. Data from the MDU's is stored in memory
in the data terminal until requested. Provision is made for transfer
of data between data terminals. The system can operate at either a
1 MHz or 500 kHz bit rate. Words are 20 bits in length with each
data word containing two eight bit bytes. Each MDU has 32 analog
and 32 bi-level (digital) inputs and the same number of outputs.
The system design has been conceived to provide flexibility to adapt
to changing data handling requirements, minimum software complexity,
and minimum bus transfer rate for a given vehicle data flow require-
ment.
The following paragraphs provide a general description of both
the data terminal and MDU.
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2. Redundant Data Terminal
The Data Terminal is an element of a data bus subsystem and serves as an
entry and exit point to the data cable for messages whose destination
or point of origin is one or more user subsystems located in a given
localized area of a vehicle. The Data Terminal is quad redundant with
a fault tolerance criteria of fail operational/fail operational/fail
The functions of the Data Terminal are to: a) detect the signalling
waveforms on the supervisory and data cables, b) perform waveform
checks, parity checks, and comparison checks on the detected inputs, c) decode
supervisory commands, d) produce the proper format and waveform for
outputs to the user subsystem, e) accept data inputs from the user
subsystem, f) buffer data inputs from the user subsystem in a scratch
pad (random access) memory to accommodate the timing requirements of
data bus transfer operations, g) produce on the data cable the proper
outputs at the times dictated by the supervisory commands.
The Data Terminal receives supervisory information from a set of
4 supervisory cables all of which carry the same supervisory commands.
However, the time relationship is altered so that the commands are
delayed by 0, 5, 10, or 15 bits. The Data Terminal realigns the
commands and then compares them all in each of four separate channels.
Each channel has its own power supply and functions independently from
the other three channels. All timing and synchronization are derived
from the supervisory input which is a bi-phase level or Manchester wave-
form .
Each channel checks its own supervisory input to ascertain that the
incoming signal has the correct waveform at the correct frequency. If
an error is detected a waveform error signal is issued. Next,each command
is checked for correct parity. A clock and sync signal are also generated
in each channel. Each channel uses the clock generated by its own super-
visory input unless a waveform error is detected in which case it
selects a clock from one of the other channels. This clock is put into
a Johnson counter to generate the timing signals required by the channel.
The supervisory command, error signals, and sync signal are aligned
for all four channels through the use of delay registers. Then each
channel assembles its own version of the supervisory command on a bit
by bit basis.
To do this, each channel compares its own bits against those received
by the other channels. If a waveform error is detected in a channel,
the bit from that channel is not used in the comparison. The bit which
is in the majority is entered into a storage register. In the case of
a tie vote, the channel uses its own bit.
The parity bit is received at the end of the supervisory word when
the storage register is fully loaded. At this time, each channel
selects the word in its own register unless a waveform or parity error
has been detected in that channel; in which case it selects the word
from one of the other channels where no errors have been detected. The
word finally selected by each channel is referred to as the authentic
supervisory word. If errors are detected on all four channels, that
paritcular supervisory word is rejected and not acted upon.
The Data Terminal also receives and transmits information on a set .
of 4 main data bus cables each of which is associated with one channel
of the Data Terminal. (The time relationship between these cables is
altered the same as for the supervisory cables.) The incoming data words
are checked and compared and an authentic data word is selected exactly
as with the supervisory word. The authentic data word is then either
stored in the memory or transmitted to the user subsystem.
Outgoing words on the main data cables are handled somewhat
differently from the incoming data words. These words are taken from
the buffer memory and are available in parallel with a known parity.
Thus, a parity check can be performed immediately; and channels with words
whose parity is incorrect can select the word from another channel.
These words are now compared on a bit by bit basis as the word is being
shifted out of the Data Terminal. Here again, each channel selects
the bit which is in the majority. However, in the case of a tie vote
a signal is generated which causes the word to be transmitted with
even parity (odd parity is correct). In this way, the receiving
system will be warned that the data is bad and will reject it.
In this design, it is assumed that the local user systems with which
the Data Terminal will interface are redundant. Therefore, each channel
of the Data Terminal has its own local output data bus, local input
data bus, and local supervisory bus. The information transmitted to
the user system is not compared. This should be done at the user system
to detect any errors, such as noise, which may occur during transmission.
For most types of failures, this design should continue to function
properly dispite three failures. Only if a failure occurred at the same
point in three of the four channels would three failures result in
erroneous operation; and this is an extremely low probability type of
occurance.
3. Multiplexer/Demultiplexer
The multiplexer/demultiplexer (MDU) interfaces with the data terminal
and the various subsystems. The MDU can both receive information from
or transfer information to the subsystems. Twenty bit polar RZ
supervisory and data words are transmitted from the data terminal to
the MDU. Bit twenty is actually a missing bit to provide word synchroniza-
tion. The MDU can be operated in two Modes (A & B) both of which
are time synchronous with the data terminal because the clock is derived
from the supervisory word. In Mode A the MDU is completely controlled
by the data terminal. A supervisory word enables the multiplexer to
accept subsystem data or the demultiplexer is enabled to provide data
to the subsystem. In Mode B the demultiplexer is enabled by the super-
visory word but the multiplexer is wired to an internal address generator
which continuously sequences through all of the multiplexer addresses.
The internally, generated addresses are sent to the data terminal on
the data line, with each address followed by the related data. Con-
sequently the data in the data terminal is continuously updated.
The MDU has 32 analog and 32 binary data channels in both the
multiplexer/demultiplexer portions. Analog data levels are 0 to +5
volts and binary data levels are TTL compatible.
All multiplexer analog addresses either from a supervisory word
or from the internal address generator enable two analog channels
simultaneously. The data from one channel is sampled and converted
to 8 bit digital form during the first half of the word time following
receipt of the address. The data from the second channel is similarly
processed during the second half of the word. Both 8-bit words, are
loaded into a data output register for transmission back to the data
terminal during the next word time after processing (except as previously
noted for Mode B). Thus 16 bits of data are outputed. Bit seventeen
is an odd parity bit which defines the parity of the sixteen bits.
Bits eighteen and nineteen are zeros.
Two multiplexer binary addresses each enable sixteen binary channels.
Control logic enables sampling of these channels two at a time in
four sequential time periods during the word time following the address.
As in the address. As in the case of the analog data. The data is
transmitted to the data terminal during the next word time. Parity
bit 17 and zero bits 18 and 19 are again added to the data stream.
Similarly the analog and the binary demultiplexer addresses enable
the acceptance of data. Each analog data address enables two channels
and a binary address enables sixteen channels. There is only one mode
of operation for the demultiplexer and all addressing is done by
a supervisory word from the data terminal. When a supervisory word
conveying a demultiplexer is transmitted the related data will be
transmitted during the third word time after completion of the address.
Therefore, the demultiplexer contains buffer storage register in
the address receiver so that address decoding occurs during the data
receipt time.
All demultiplexer data is received in digital form. The data
word format is basically the same as a supervisory word, that is, 20
bits long with the twentieth bit missing for sync. Because of other
system requirements bits 1, 18, and 19 are not used. Bits 2 through
17 are data.
If the data is related to an analog address the sixteen bits re-
present two 8 bit digital equivalents of the two desired analog outputs.
These digital words are loaded into 8-bit storage registers which inter-
face with two D/A converters. The resulting 0 to 5 volt analog voltages
are supplied to the user through linear buffer amplifiers.
.If the data is related to binary outputs,, bits 2 through 17 are
parallel loaded into output storage registers where each output
line of the register acts as a TTL compatible binary source for each
16 users.
II. THEORY OF OPERATION OF DATA TERMINAL
1. General Explanation
The Data Terminal contains four redundant channels. The logic circuitry
for each channel is contained on three Cambion boards making a total twelve
boards per Data Terminal. Two of the three boards have 126 sixteen pin
sockets for dual in line packages. The third board is a universal board on
which larger size sockets can be mounted. This board is used to mount the
24 pin memory packages and some large size component boards as well as
a variety of 14 and 16 pin packages. The schematics for these boards are
designated 380-111, 112, and 113 with 380-112 being the universal board.
A block diagram of one channel of the Data Terminal is shown on schematic
380-110. This indicates,by dotted lines, how the various blocks have been
allocated to each board. The partitioning was based on minimizing inter-
connections between boards. In general, each block in the diagram repre-
sents one sheet of the schematic.
2. Board No. 380-111 Supervisory Word Logic
a. Sheet 2 - Adjustable Delay
This sheet contains the adjustable delay circuit which is used
to compensate for the different distances from each Data Terminal
to the Bus Controller. Single shots G18 and G17 are set for identical
pulse lengths and are used to delay the leading and trailing edges
of the supervisory word signal (SW) coming into the board from the
line receiver. For demonstration purposes a 0.3 -y sec. delay has
been chosen. A leading (positive going) edge triggers G18. When
G18 times out, flip-flop, E15, is set. E15 remains set until a trailing
(negative going) edge triggers G17. When G17 times out, it triggers
F16, which produces a 0.2 microsecond pulse to reset E15. Thus, the
output of E15 reproduces the input signal delayed by the time for
which G17 and G18 are set.
b. Sheet 3 - Waveform Detector 1.
This sheet contains circuitry which generates a sync pulse, clock
pulses and data bits from the supervisory word line pulses. Checks
are made to ensure that the incoming signal has a transition in the
middle of each bit time and that parity is correct. The time for the
single shots used on this sheet have been chosen for a 1MHz input
bit rate and would need to be changed for 500KHz operation.
Figure 1 shows the timing for most of the signficiant signals
generated in the waveform detector. At the top^a typical signal to
the positive supervisory word input is shown. This signal is differentiated
by an input gating arrangement to produce the X pulses shown in the
figure. These pulses are between 50 and 100 nanoseconds duration.
As shown in the figure an X pulse occurs at least every 2 microseconds
except for the. period at the end of a word (bits 17-20) when there is
a 3.5 microsecond gap. Consequently, F15 is constantly being retriggered
and does not time out until the last half of bit 19, at which time
flip-flop, E15, is set. The Q output from E15 enables F12. On the
next X pulse, which occurs in the middle of bit 20, F12 triggers and
puts out a sync pulse, which clear E15 and triggers G15 and G16.
The output from G15 is the clock pulse. When G16 triggers, its output
is used to inhibit further inputs to G15 and G16 until G16 times out.
In this way, X and Y signals which occur at the beginning of a bit
time are filtered out and only transitions in the middle of a bit time
will generate clock pulses. Only bits 17 and 19 do not have transitions
in the middle of a bit time. To generate clock pulses for these
bits, D15 is used to provide a 0.27 microsecond delay after G16 times
out. When D15 times out, D16 triggers and provides a pulse, which
will cause a clock pulse to be generated, provided that the Tt-T 16 signal
is not present and that an X or Y pulse has not appeared.
Flip-f-lop, E9, counts the number of zeros in a supervisory word
during the period T1-T16. An even count at the end of this period
indicates a parity error and places a high signal on the SP line.
G14 is retriggered every time a clock pulse occurs. If it should
ever time out, it would indicate that something was wrong with the
waveform on the supervisory word line or that a failure had occurred in
the input circuitry. G13 is also triggered by the clock pulses. When
it times out', G12 is triggered. If the clock pulse is still present
when the pulse from G12 appears, it is an indication that the clock
pulses are appearing too frequently or are of too long a duration.
If either of these error indications occurs, flip-flop, E9, is set
and a "hard" error indication signal, SH, is generated.
c. Sheet 4 - Clock Selector and Delay Register
The clock selector circuit is shown at the top of Sheet 4.
The 93L18, C3, is a priority encoder whose output is an address
corresponding to the highest order input. The imputs are the hard
error indication from the four redundant channels. The signal SHW
is the hard error indication for this particular channel and is low
in the absence of a hard error. Since, this signal is connected to
the highest order input of C3(7), address seven would normally
appear at the output pins. (Because the address selects only one of
four clocks, only the two least significant bits of the address are
actually used.) A hard error in this particular channel would cause
SHW to go high and C3 would then put out the address of the next
highest order input that remained low. C2 is a four input multiplexer
that selects one of four inputs in accordance with address bits S
and S1 .
The delay register is used to realign the entering data. Thus,
different delays must be used for each of the four channels. The
data, sync, and hard error indications are delayed in shift registers.
The parity indication, which is only used on a word basis, requires
only one flip-flop, which provides a one word time delay. The 74L99
circuits are four stage shift registers. The data and sync information
are delayed by 15 bits for channel A, 10 bits for channel B, and 5 bits for
channel C. Because the hard error indication is generated in the bit time
succeeding the one in which the error occurred, it is delayed by one bit less
per channel. The signals for channel D are not delayed at all.
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d. Sheet 5 - Sync Selector
The two flip-flops designated D14 are used to check for the sync pulse
coming at the correct time. The top flip-flop is cleared at T19 and generates
an error signal until the advanced sync pulse is detected. The bottom flip-flop
is cleared during the first half of the Tl bit time. If an advanced sync pulse
occurs any time from Tl through T19, the bottom flip-flop is set, generating
an error signal. An error signal causes the next sync in order of priority
to be selected by the 93L18 priority encoder and 93L09 four input multiplexer.
e. Sheet 6 - Supervisory Word Channel Selector
The 93L21 circuits, which are one of four decoders, on this sheet
are actually part of the bit selection circuitry shown on Sheet 7.
The state of the hard error signals from the four channels are decoded
to energize one of 16 output lines. Only seven of these lines are
actually used for bit selection. The states are given in Table 1.
The manner in which these signals are used and the bit selection
process are discussed under the description for Sheet 7.
Once the parity bit has been received, additional information
is available to select a complete word. This is done using the priority
encoder D9. Each channel will use the word in its own supervisory
register (Sheet 7) provided that a hard error or a parity error for
that particular channel does not exist. A check is made to see if
all channels have errors. If this is the case a signal is fed to the
all faults logic (Sheet 5 on Board 380-113) causing the supervisory
word just received to be rejected.
f. Sheet 7 - Supervisory Word Bit Selector .
Each channel forms a new supervisory word by selecting bits on
the basis of the error indications that are available. If three of
the four channels have hard errors, as indicated by H7, Hll, H13, or
H14, the bit from the remaining channel is selected. If such a situa-
tion does not exist, the entering bits from all four channels are
compared using the five 93L21 blocks shown (Each 93L21 is a one of
four decoder. Together, they make up a one of 16 decoder.) The various
comparison states are given in Table 2. Where one channel disagrees
with the other three, that channel is presumed to be in error (i.e.,
states C7 and C8). When a two vs two comparison exists and the bus
agreeing with bus W has a hard error, but the other two busses do not
have hard errors, then bus W is presumed to be in error. These error
11
TABLE 1
HARD ERROR DECODING
STATE
IDENTIFICATION
Ho
HI
H2
H3
H4
H5
H6
H7
H8
H9
H10
Hll
H12
H13
H14
HI 5
HARD
HW
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
ERROR
HX
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
DETECTOR
HY
0
0
1
1
0
0
1
1
0
0
1 .
1
0
0
1
1
STATE
HZ
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
OUTPUT POINT
Not Used
Gll-11
Gll-10
Not Used
G10-4
Not Used
Not Used
G10-7
Not Used
Not Used
Not Used
G10-9
Not Used
G9-5
G9-6
Not Used
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TABLE 2
DATA COMPARISON TABLE
STATE
IDENTIFICATION
Co
Cl
C2
C3
C4
C5
C6
C7
C8
C9
CIO
• Cll
C12
C13
C14
C15
BIT DESIGNATIONS
W X Y Z
0 0 0 0
0 0 0 1
0 0 1 0
0 0 1 1
0 1 0 0
0 1 0 1
0 1 1 0
0 1 1 1
1 0 0 0
1 0 0 1
1 0 1 0
1 0 1 1
1 1 0 0
1 1 0 1
1 1 1 0
1 1 1 1
OUTPUT POINT
Not Used
Not Used
Not Used
Cll-7
Not Used
C12-5
C12-6
C12-7
Cll-12
Cll-11
Cll-10
Not Used
C12-12
Not Used
Not Used
Not Used
REMARKS
No Errors
Bus Z in Error
Bus Y in Error
Two Busses In Error
Bus X in Error
Two Busses in Error
Two Busses in Error
Bus W in Error
Bus W in Error
Two Buses in Error
Two Buses in Error
Bus X in Error
Two Buses in Error
Bus Y in Error
Bus Z in Error
No Errors
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combinations, along with the bus W hard error signal, are combined in
gate B9 to form a bus W error indication, SEW.
Based on the error signals discussed above, the priority encoder,
All, generates an address which the one of four multiplexer, fill, uses
to select a bit. This bit is shifted into a 16 stage register A9 and
A10 at the middle of a bit time. This allows one-half of a bit time,
for propagation delays through the bit selection logic. The output
of flip-flop, BIO, which is set from Tl through T16, is used to gate
the shift clock pulses to the register. Since no shift pulses occur
from T17 through T20 the output of the register remains constant during
this time period.
g. Sheet 8 - Supervisory Word Multiplexer
Using the address bits generated on Sheet 6, the multiplexers on
this sheet select the output from one of the four supervisory word
registers, Sheet 7. This word is then available, in parallel, for use
in the channel control logic.
h. Sheet 9 - Address Comparator
The requirement exists that a data terminal must receive certain
selected words transmitted by other data terminals. This means that
the data terminal addresses and data word addresses must be stored for
comparison purposes. This is done using programmable read only diode .
matrices. Six bits comprise a data terminal address, and up to seven
bits may be used for a data address within the data terminal. These
thirteen bits are entered into a 26 x 10 diode array. Since both the
true and false states of the address bits must be used to detect a
comparison, 26 inputs are used. Ten possible comparisons may be
programmed. The RM-184 is an 8 x 5 array and-the RM-177 is a 5 x 5
array. When a comparison is detected, one of the ten output lines
from the diode array is energized. These output signals are then in-
verted through the RD-1534 circuits.
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Sheet 10 - Address Generator
When an address comparison is indicated by one of the input lines,
W1-W10, going low, a stored address is read from the 10 x 7 programmable
diode array implemented with the RM-113 circuits. At the same time
a comparison signal is generated. Interface inverters are used to
provide a TTL drive capability for the seven output address lines.
j- Sheet 11 - M/DU Supervisory Word Generator
The data terminal transmits commands to the M/DU over the local
supervisory bus instructing the M/DU to transmit or receive data or
to receive a command. The address bits for the local supervisory
word may come either directly from the main supervisory word or from
the programmable diode array on Sheet 10. Selection is accomplished using
quad 2 input multiplexer circuits, G4 and G5, which provide parallel
inputs to the local supervisory word register, Fl, G3, and F2. A
zero is always loaded into the output stage of the register, Fl-4.
Shift pulses are provided to the register only during the T9-T19 time
period. This insures that bits 1-9 of the local supervisory word,
which are not used, are always zero. Flip-flop, BIO, provides a
signal which disables the output clock during the T20 period.
k
- Sheet 12 - Programming Boards
The component socket adapters, B2 and B3, contain only wires. They
are used to provide a Data Terminal address (000001 in this instance), a means
of changing the mode of operation (A or B), and two local supervisory
word bits (LSW10 and LSW 11) which are used to provide bits required by the M/DU,
but which are not included in the main supervisory work. The DT SELECT
signal is generated at T19 bit time if the main supervisory word contains
the correct address. Grounding the Mode Control line will cause the Data
Terminal to operate in Mode A, while connecting it to +5V will provide Mode B
operation.
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3. Board No. 380-112 Input Data Word and Memory Logic
a. Sheet 2 - Waveform Detector 2
This detector reconstructs the data and checks the parity and the
form of the incoming waveform. An input on line DRl co.rresponds to a
positive pulse on the Main Data Bus; an input on line DR2 corresponds to
a negative pulse. Flip flops (28, 64/1) and(23, 64/2) check the width of
the incoming pulses and put out a hard error signal (DH) if the input
does not last at least 0.8/x.sec. One additional hard error check is per-
formed by flip-flops (30, 48/1) and (30, 48/2). These flip-flops produce
a hard error signal if the inputs DRl and DR2 do not alternate, correspond-
ing to the alternating polarity of the Bi-Polar NRZ waveform.
The input pulses are smoothed out to a consistent 0.8^ . sec by one
shots (22, 72) and (20, 72). These signals are them ORed together to
produce the Main Bus Data, MBD. Finally, the parity of the MBD is deter-
mined by flip-flop (20, 64/1) and a data parity error signal (DP) is
produced if the parity is even.
b. Sheet 3 - Data Clock Selector
«
The pulses on the main data bus input may be delayed up to 750 nano-
seconds with respect to the superivsory word clock. This delay overlaps
the clock pulse transition time making it possible for clock transition
and data transitions to occur so close together that the operation of
flip-flops and registers cannot be guaranteed. To circumvent this problem,
the circuitry on this sheet selects the clock phase (CL or CL) whose
leading edge occurs between 150 and 650 nanoseconds after the start of the
data pulse.
To accomplish this, the leading edge of the first bit of a data word
(which is always a one) is delayed by 150 nanoseconds and then used to
set flip-flop (20, 63). The next leading edge of a clock phase will cause
either flip-flop (20, 55/1) or (20, 56/2) to be set. This selects that
particular clock phase and resets flip-flop (20/64). The clock phase
remains selected for the duration of the data word. The selection
flip-flops are reset by the undelayed supervisory word sync pulse.
c. Sheet 4 - Data Delay Register
The selected clock is used to clock data into a flip-flop (30,40/1)
from which it is clocked into the delay register using CLW. The data
hard error signal (DH) is also delayed in a register. The parity error
indication is stored in a flip-flop.
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d. Sheet 5 - Data Channel Selector
The data channel selector is identical to the supervisory channel
selector described for Board No. 380-111.
e. Sheet 6 - Data Bit Selector
The data bit selector is identical to the supervisory bit selector
described for Board No. 380-111.
f. Sheet 7 & 8 - Data Selector
The data selector is identical to the supervisory word selector
described for Board No. 380-111. Sheet 8 contains the circuitry for selecting
the seventeenth bit (excluding the initial one) of the word.
g. Sheet 9 - Local Output Register
The local output reigster is an eighteen stage register which is
loaded with a data word from the main data bus. The first bit of the
word is always a one, so the output stage is preset to a one when the
register is loaded. Register shift pulses are inhibited during T19 and T20
when the register is being loaded. The XFER to M/DU signal cuts off during
the last half of T19 so no LOB clock pulse is generated during T20.
h. Sheet 10 - Memory Input Data Selector
Data from the local input bus (LDI) is shifted into a 17 stage
register. Either the outputs from this register or the data from the main
data bus can be selected by the 93L22 multiplexers. Normally, the local
data is selected unless the Receive From Main Data Bus and T20 signals are
present.
i. Sheet 11 - 64 x 17 RAM
Each MK4002P contains storage for 64 four bit words. Five of these
circuits are used to provide a total word length of 20 bits, of which only
17 bits are used. Reading or writing occurs when the Read Enable or
Write Enable line is pulsed.
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4. Board No. 380-113 Control and Output Data Logic
a. Sheet 2 - Bit Timer
The bit timer supplies all timing signals used by a channel of
the data terminal. It consists of a ten stage shift register with
inverted feedback which is cleared by the aligned sync pulse from the
supervisory bus. During the ten clock pulses after the sync, ones
are shifted into the register until it is completely loaded with ones.
Then, during the next ten ones, zeros are shifted in until the register
is completely cleared. The sync occurs during the 20th bit when the
register would normally be cleared anyway. With this arrangement all
timing signals can be generated using two input gates with inverters
where required.
t>. Sheet 3 - Control Logic 1
The control logic generates the command signals used to control
the logic in a channel of the data terminal. It also provides delay
shift registers for storing the information until it is required.
Information is set into the first stages of the delay registers at
T19 time. It is then shifted by each T18 pulse.
A preset signal is generated at Bll-4 whenever a type B or C
supervisory word is received addressed to that particular data terminal
(i.e., whenever the data terminal is to transmit or receive data). If
a comparison signal is generated (See board 380-111 sheet 10) and if
the transmit (S7) and destination (S8) bits are true, a preset signal
is generated at Cll-4. A preset signal is generated at C14-4 whenever
the transmit (S7) bit is true. A preset signal is generated at D12-4
whenever the destination (S8) bit is true. The information in the
registers is decoded to obtain channel control signals. Figure 2 shows
the timing for these signals.
c. Sheet 4 - Control Logic 2
This sheet contains the logic which controls the storage and
selection of status data, the reading of the memory, and the loading
and shifting of output data.
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To read out status data, a supervisory command word (Type A
supervisory word) is sent to the data terminal. The command bits
are S10 through S15. Command No. 1 (000001) is used to request a
status readout. When this command is received, a preset signal is
generated at C7-4. Then, two word times later, a status data select
signal is generated which causes the data terminal to feed status
data instead of memory data into the output register.
The read address select signal is used to select the proper
address when reading the memory. The Bit 1 signal ensures that the
first bit of each output data word is a 1. The local clock signal
gates either status data or memory data into the output data register.
This register is then shifted by the data register shift signal.
The data shift enable signal enables the output delay register which
provides the proper skew between output data words. The read enable
signal is the signal that actually causes the memory to read.
d. Sheet 5 - All Faults Logic
When all four channels in the Data Terminal indicate faults, it
is imperative that action be taken to prevent improper data being used
in the user system. If errors are detected in all four output data
words, even parity is transmitted to indicate an erroneous word. If
all four input data words are in error, the word is rejected and no
data is transmitted to the M/DU. If all four supervisory words are
in error, the supervisory word is not used (decoding is inhibited).
The information that all words had simultaneous errors is also
stored in flip-flops until a command is received to read out a status
word. The all error indications are then read out as status bits 13,
14, and 15.
e. Sheet 6 - Status Register
When a status word is commanded, the error signals for operations
immediately preceeding transmission of the status word are stored to
make up the bits for the status word. Four bits are used for output
data word error indications; four bits are used for input data word
error indications; four bits are used for supervisory word error
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indications; and three bits are used for the all error indications.
The sixteenth bit (SI17) is not used and a parity indication is gene-
rated by the 74L86 exclusive or gates for the seventeenth bit (SI18).
f. Sheet 7 - Data Register and Parity Checker
The quad 2-input multiplexers, 93L22s, normally select the memory
output data unless the status data select signal is present. The
selected data is entered into a seventeen stage register (G8, G7, G6,
G5 and G2) when the load clock pulse occurs. It is then shifted out
by the data register shift signal during the T7-T4 time interval. The
bit 1 signal is entered at T6 time to make the first bit of the word
a one. Parity is checked by the exclusive or gates. If parity is
correct flip-flop, D3, is set and PW, the parity error indication, will
be low.
g, Sheet 8 - Authentic Data Selector
When wrong parity is indicated for an output data word, the next
highest order word without a parity error is selected by the priority
encoder, 93L18. The priorities differ from channel to channel as
specified in Table 3 This is done to ensure that in the cases of two
channels with parity errors, the same data will not be used as a sub-
stitute for both.
Channel No.
Designation
W
X
Y
Z
A
A
C
B
D
B
B
D
C
A
C
C
A
D
B
D
D
B
A
C
TABLE 3
CHANNEL BIT SELECTION PRIORITIES
The selected word, W', is now compared bit by bit with the selected,
words from the other three channels, Where W1 compares with at lease two
of the other three bits, it is transmitted. If W1 does not compare with
any of the other three bits, then X* is transmitted in its place. If W1
compares wich only one other bit, then a conclusive selection is not possible
and even parity is transmitted to indicate the word may contain a possible
error.
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h. Sheet 9 - Output Delay Register
Because of differences in design, the output delay registers for all
four channels are shown on this sheet. These registers provide the skew
required between output words. The 74L91 is an eight stage shift register,
while the 74L99 is a four stage shift register. Channel D is delayed
by 15 bits; channel C is delayed by 10 bits; channel B is delayed by 5
bits; and channel A is not delayed.
i. Sheet 10 - Main Data Bus Waveform Generator
The logic on this sheet converts the data and clock signals to the
signal required by the line drivers for the main Data Bus. On the Main
Data Bus, ones are indicated by alternating polarity and zeros by a zero
level. The wavefore generator causes the first one in a word to appear on
the DCS line, and the next one to appear on the DAB line, etc. For a zero
both DCB and DAB are high.
j. Sheet 11 - Local Data Input Logic
This sheet contains the logic which gates the first 17 bits of a
data word into the memory input register. It also contains logic for sync
detection, address recognition, and write control during Mode B opera-
tion.
Flip-flop, A5/1, is set by the supervisory word sync pulse. This
allows data clock pulses to be gated into the four bit counter, A4. At
the end of the sixteenth clock pulse A5/1 is cleared; and at the end of
the seventeenth clock pulse, the input to A4 is inhibited. Thus, exactly
17 clock pulses are allowed through on the LDC line.
In Mode B operation, the M/DU sends first an address word and then
a data word on the local data input line. The 20th pulse of each word
is deleted for sync purposes. Single shot, B4, is continuously retriggered
until the missing sync pulse allows it to time out. Single shot, B7, ,
is then initiated, clearing flip-flop, A2/1, on its leading edge. This
causes the succeeding data word to be gated into a nine state register
consisting of Al and A5/2. On the next sync pulse, if the last two bits,
OA and OB, in the register are ones, flip-flop A2/1 is set. This provides
an output from B2-6 which enables the next 17 clock pulses on the LDC
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line. These pulses clock the next 17 bits into the memory input register.
On the next sync pulse, a LA XFER signal is generated which transfers the
local address bits into the memory address register. Then during the next
T3 time, a WRITE B signal is generated to write the data into the memory.
k. Sheet 12 - Memory Address Register
The memory address register actually consists of four separate regis-
ters each of which hold the address for one word time. A7 and A6 are loaded
with an address from the incoming supervisory word at the middle of T19.
This address is then parallel transferred down through the other registers
at the middle of each succeeding T19 bit time. C2 and Cl are four bit
data selectors/storage registers which select either the address from the
supervisory word or the local address for writing data.
E2 and El are quad 2 input multiplexer which select either a read
address or a write address as desired.
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5. Line Drivers and Receivers
The line drivers and receivers for the Data Terminal are shown on
schematic 380-114. There are a total of six circuits of three different
types: the Local Data Bus Receiver, the Main Data Bus Receiver, and the
Main Supervisory Bus Receiver are the same; the Local Data Bus Transmitter
and the Local Supervisory Bus Transmitter are the same; the Main Data
Bus Transmitter is different from the other two transmitters because of
isolation requirements. Each redundant channel has an identical set of
six circuits. All 24 circuits are packaged on three PC boards which
are identical. These boards are designated -009, -019 and -029. Two
sets of component designations and pin numbers appear on each sheet of
the schematic. These sets are assigned as follows:
CIRCUIT NAME
Main Data Bus
Xmitter
Main Data Bus
Xmitter
Main. Data Bus
Xmitter
Main Data Bus
Xmitter
Supervisory Bus
Receiver
Supervisory Bus
Receiver
Supervisory Bus
Receiver
Supervisory Bus
Receiver
Main Data Bus
Receiver
Main Data Bus
Receiver
Main Data Bus
Receiver
Main Data Bus
Receiver
SHEET NO. CHANNEL FIRST NO.
(LEFT OR TOP)
2 A -009
D
D
B
D
SECOND NO.
(RIGHT OF BOTTOM)
-009
-019
-019
-009
-019
-029
-009
-009
-019
-029
-019
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CIRCUIT NAME SHEET NO. CHANNEL FIRST NO. SECOND NO.
(LEFT OR TOP) (RIGHT OR BOTTOM)
Local Sup. Bus 5 A -009
Xmitter
Local Sup. Bus 5 B -019
Xmitter
Local Sup. Bus 5 C -029
Xmitter
Local Sup. Bus 5 D -009
Xmitter
Local Output Bus 6 A -009
Xmitter
Local Output Bus 6 B -019
Xmitter
Local Output Bus 6 C -029
Xmitter
Local Output Bus 6 D -019
Xmitter
Local Data Bus Receiver 7 A -009
Local Data Bus Receiver 7 B -019
Local Data Bus Receiver 7 C -029
Local Data Bus Receiver 7 D -029
The design of the receiver and transmitters is similar to the
equivalent circuits in the M/DU.
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III. THEORY OF OPERATION OF MULTIPLEXER/DEMULTIPLEXER
1. Block Diagram
a. General
Figure 380-19 is a block diagram of the Multiplexer/Demultiplexer (MDU).
The unit consists of a multiplexer which is very similar to the units
developed for the Addressable Time Division Data System under contract NAS8-
25066. The demultiplexer is a new circuit design. Although the functions
of the multiplexer and demultiplexer are generally independent, the address
receiving and some control logic are common.
b. Multiplexer
The basic operation of the multiplexer is to receive a supervisory word
from the data terminal, decode an address from the supervisory word and in
response to a correct address, sample data. Sampled analog data is conver-
ted to digital form and is returned to the data terminal serially. Sampled
binary data is also returned to the data terminal in digital form. The
multiplexer is capable of interrogating 32 analog channels and 32 binary
channels. Two analog channels are sampled for each related address and 16
binary channels are sampled per assigned address. Both supervisory and data
words, are twenty bits long. Analog data words consist of two 8-bit data
samples, a parity bit, two zero's and a missing pulse for sync. Binary data
words contain 16 binary bits, a parity bit, two zero's and missing pulse for
sync.
The multiplexer is designed to run in two modes if wiring changes are
made. When a multiplexer is connected in the most common mode, designated
A, data is only sampled and updated upon command from the data terminal.
Reiterating, analog data is sampled and converted to digital form upon decod-
ing of a valid address. The data processing occurs during the word time
after the correct address. The data is transmitted to the data terminal two
word time after the address. In the other mode, designated B, the multi-
plexer is used as a dedicated unit and data to the data terminal is updated
continuously. In the mode B operation the multiplexer is wired to operate
from an internal format generator. This generator continuously cycles through
all of the valid addresses. The internally generated addresses are sent
back to the data terminal serially on the data line. Each address is followed
by its related data. In mode B all addresses are still encoded in a 20 bit
word, but only bits 12 through 20 are necessary for identifying the addresses.
Bits 12 through 17 are specific addresses; bits 18 and 19 are ones and bit
twenty is missing for sync. The data format is the same as that described
for mode A.
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c. Demultiplexer
The operation of the demultiplexer is t-o receive data upon command
from the data terminal and transmit it to the user. All received data is
in serial digital form. Analog originated data is reconverted to analog
form for the user and binary data is separated into the necessary discrete
outputs. Thirty-two analog channels and 32 discrete channels are demulti-
plexed. Similar to the multiplexer, the demultiplexer decodes correct
addresses and received corresponding data. Timing is such that data is
not received until the start of the third word after the address. Data
to the user is updated at the end of the third word after the related
address. Like the multiplexer each address corresponds to two analog
words or to 16 binary bits of data.
d. Common Circuits
As can be seen from the block diagram there are some circuits common
to both the multiplexer and demultiplexer sections of the MDU. Only one
address receiver is necessary for receiving all addresses from the data
terminal for multiplexing and demultiplexing and the basic control logic
of the multiplexer is usable for the demultiplexer control. Detailed
descriptions of these common circuits and all the rest of the circuits
are presented in the discussion to follow:
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2. Address Processing
a. Waveform
The address receiver receives twenty bit supervisory words from the
data terminal. The waveform is a bipolar RZ with positive going infor-
mation representing a digital one and negative going information is a
digital zero. Zero level is quiescent. Drawing 380-52 shows this wave-
form. The voltage levels of the waveform are 44 + 10%, -4 + 107.,, and 0.
A supervisory word contains 19 information bits and a missing twentieth
pulse for sync. The nineteenth bit is the least significant bit. Bits
9 through 18 and sync are the bits used to address the MDU.
b. Receiver Circuits
Drawing 380-23, sheet 1, contains the schematic diagram of the address
receiver. The input amplifier, HA2515 and associated components, comprise
a unity gain high input impedance buffer amplifier for loading of the
address line. The amplifier is operated from plus and minus 12 volts which
are provided by an isolated winding in the power transformer so that the
MDU system ground is isolated from the data terminal ground. Since a de-
isolated coupling is required between the two systems, two MCD-2 light
couplers interface the output of the amplifier with L>t-306 comparators in
the MDU system. Diode CR5 couples positive going pulses (ones) into one
light coupler and diode CR6 couples negative going pulse (zeros) into the
other coupler. One LM306 converts the output of the "ones" coupler to TTL
compatible one information pulses and the other LM306 converts the "zeros"
coupler to zero information pulses. OR combining of one and zero pulses
provides a system clock (All, A3 of 380-23, sheet 2.) Although the light
couplers are fast their inherent circuit capacities degrade rise and fall
times of output pulses unless considerable input drive power is used. Trans-
formers Tl and T2 are peaking transformers used to maintain good switching
times without excessive power.
c. Sync Generators
The schematic diagram of the sync generators is shown on drawing 380-23,
sheet 2. Three type 74L122 low power retriggerable one shots (A5, A6, A7)
are used for sync generation. The clock derived from the supervisory word
is used to trigger A5. The time constant of A5 is set slightly longer than
one clock period; therefore, A5 will never time out as long as there are
clock pulses. When no clock pulse occurs during the twentieth bit time A5
will time out and changes states, which will trigger A6 to generate a 300
nanosecond sync pulse. Since there is some need for a delayed sync pulse
the output of A6 is used to trigger A7 which generates another 300 nanosecond
pulse immediately following the first sync pulse.
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d. Multiplexer Address Decoding In Mode A
The output of the address "1" comparator is fed into a ten bit serial
shift register (Fl thru F10). The first 9 bits of a supervisory word are
shifted out the end of the register. Bits 10 through 19 are the multiplexer
address and these bits fill the register prior to twentieth bit. A sync
pulse which is derived at the twentieth bit time transfers the 10 address
bits in parallel into a holding register (Fll thru F20). The Q and Q out-
puts are decoded by a two level decoder which was developed on contract
NAS8-25066, "Remote Multiplexer". The first level decoder consists of AND
gates which decode all the outputs of the ten bit storage register into
three groups. By combining various outputs of the three groups into three
input AND gates any of the 1024 possible addresses can be decoded. The
second level decoder consists 18 three input AND gates and a printed circuit
grid matrix to connect the gates to the various first level group outputs
as desired. Drawings 380-20 and 380-21 are diagrams of the decoders.
e. Multiplexer Addressing in Mode B
Drawing 380-23, sheet 3 shows the address shift register connections
for Mode B operation. Flip-flops Fl thru F6 are connected to form a counter.
Flip-Flops F7 thru F10 are hardwired to form the most significant bits of
the address which must be the same for all addresses in a specific multi-
plexer. Flip-Flops Fl thru F10 have their correct direct set or clear
circuits hard wired to Address Encode Logic (EA), which cyclically loads the
smallest numerical address into the flip-flops.
The address encode pulse occurs at the delayed sync pulse time. Another
pulse designated "Address Load and Update" (ALU) transfers the contents of
the counter - register into the address holding register and into the output
data register. ALU also increments the address in the counter register by
one count after transferral of the initial address to the holding register.
ALU occurs at every other sync pulse so that an address can be sent back to
the data terminal one word time followed by data the next word time. The
ALU pulse is generated by logic shown on drawing 380-23, sheet 1. Basically
this logic counts clock pulses and gates the count with the sync pulse.
Since each word time represents an odd number of clock pulses a toggle-
connected lip-flop will alternate states at sync bit times and thus the
ALU is generated.
All eighteen addresses are loaded in the address register by ALU. At
the same time a count-to-eighteen counter A8 thru A18, drawing 380-23,
sheet 1 counts ALU pulses to generate Address Encode EA which starts the
cycle over. In mode B the incoming supervisory word is not loaded into the
address registers, but the clock and sync data are still obtained from the
supervisory word.
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f. Demultiplexer Address Processing
Demultiplexer addresses are received by the same address receiver as
the multiplexer. Decoding, however, is performed by a separate circuit
because demultiplexing must be performed in both modes A and B which
eliminates a common use of the decoder. Drawing 380-25 is the schematic
diagram of the demultiplexer decoder. Operation is the same as the multi-
plexer with some exceptions. The first difference is that two holding
registers are added to provide two additional word delays before an address
is decoded. A second difference is that only the last eight bits of a
supervisory word need be decoded to perform all demultiplexing functions.
This number of bits will allow two bits for distinguishing demultiplexing
from multiplexing and the remaining six bits can identify 64 addresses
for demultiplexing. Only eighteen addresses are required per demultiplexer
so one data terminal can interface with three separate MDU's. Another
change is the addition of a clock signal to the channel address decoders.
This clock signal is derived from the incoming data so that no clock will
exist unless data is actually transmitted. This design takes care of the
situation where an address is sent down saying "demultiplex", but in the
processing of data to follow,,a discovery is made that no valid data can be
identified. Consequently, the transmission of no data is considered prefer-
able to updating with questionable data.
The programmable decoder matrix in the demultiplexer is the same as the
multiplexer except for size.
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3. Multiplexer Data Processing
a. General
Drawings 380-52 and 380-53 are timing diagrams showing the relationship
between supervisory words, and associated data. As was previously stated,
the multiplexer in mode A decodes a supervisory word; processes data during
the next word time; and sends data to the data terminal the second word time
after the address. The multiplexer in mode B generates an address; sends
the address back to the data terminal; and data related to the address is
sent to the data terminal immediately after the address. In mode B, bits
18 and 19 are always one's for an address and zeros for data so that the
data terminal can distinguish the two. Again repeating, the demultiplexer
timing is independent of the mode of the multiplexer. Data for demultiplex-
ing is received as the third word after the related address. It is important
to note that bits 12 and 13 of a supervisory word determine whether the word
contains a multiplexer or a demultiplexer address. Control logic for data
processing will be described next.
b. Control Logic
A nine stage Johnson counter is the foundation of the MDU control logic.
This counter is shown on drawing 380-22. Flip-flops FF1 through FF9 form
the counter. Flip-flop FF10 inhibits the counter at bits 18 and 19. Various
states of the counter can be decoded spike free to control most of the data
processing of the MDU. The counter operates continuously from clock pulses.
When power is first applied to the system the states of the Flip-flop will
be random, but all of the output logic is gated with the address 'decoder so
no operation occurs unless a valid address has been received. It is possi-
ble for a valid address to appear incorrectly at turn on, but the first sync
pulse will set all flip-flops of the control counter and address registers
to correct states and the unit will operate correctly thereafter. Valid
addresses are recognized by OR gates (A16, A17, A12) shown on drawings 380-23,
sheet 1. The outputs of the OR gates are inverted by AND gates (A12) and
routed to the control logic as signals LAI, LA2, LB. In mode A one of these
signals is always present with a correct address, but in mode B indications
of correct address must be inhibited one word time before data processing
can occur so that the address can first be sent back to the data terminal.
Data Load (L) enables the gates outputing LAI, LA2, and LB in ode B. L is
generated at alternate word times by using the odd bit count of a word from
the same toggle flip-flop that generates ALU« Drawing 380-53 shows the
timing diagrams of the control functions. The timing diagram is generally
self-explanatory in the respect that logic equations are shown for functions
generated by multiple states of the Johnson counter. The use of the con-
trol signals is further defined in following descriptions of the various
data processing circuits.
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c. Analog Data Processing
Drawing 380-28 is a diagram of the multiplexer data sampling switch pc —
board. The switches are all double pole MOS-FET for balanced input to a
differential amplifier. Two pc boards are used in this MDU with only six-
teen of the possible twenty channels being used on each board. The switches
are divided into two equal groups per board as can be seen from the dia-
gram. Each switch has a separate control and each group of switches has
two group controls. One group control (first level), which enables all
switches, is hardwired to +5 volts for continuous enable. The other group
control (2nd level), enables a double pole switch, which is in series with
all channel switches in that group. The individual channels are enabled
by a decode address. Two channels, one in each group, are enabled by a
decoded address applied to the channel controls, e.g., Cl and Cll, etc.
The second level controls are enabled by "ODD" and "EVEN" control pulses
COA and CEA as shown on the timing diagram. COA enables one 2nd level con-
trol and CEA enables the other 2nd level control. This arrangement provides
the sequential sampling of two channels per address. In actual circuit
configuration COA1, COA2, CEA1 and CEA2 are generated so that each multi-
plexer board has separate second level controls. This is done by gating
the COA and CEA pulses with the valid analog address group signals Gl and
G2 (drawing 380-23, sheet 1). This design minimizes input circuit capacity
and also limits the number of channels to eight that could be conceivably
impared by any type of single channel failure.
The closing of a multiplexer switch connects data of the associated
channel to the input of a unity gain buffer amplifier (Al thru A4). The
amplifier circuit is shown on the signal conditioner schematic diagram,
drawing 380-29. The amplifier is a proven circuit used previously on NASA
contract NAS8-25066, "Remote Multiplexer." At the time a valid analog
address is recognized the first associated data channel is sampled for 4
bit times. During the sample time a sample-hold switch Ql is closed and a
sample-hold capacitor C14 is charged to the data voltage. Capacitor C14
is coupled to an A/D converter thru a high input impedance buffer amplifier
(A6 and A7). As shown on the timing diagram, an A/D convert start pulse
is generated the last 1/2-bit time of the sample. At the time of the sample
pulse trailing edge capacitor C14 is charged and isolated from the input
and A/D conversion starts.
The sampled analog voltage is converted to an eight bit binary equiva-
lent by a successive approximation converter manufactured by Varadyne (Model
ADC-M8B2A1). This converter, shown diagramatically by drawing 380-27, has its
own internal asynchronous clock. The conversion time is 3.8 micro-seconds
maximum. At 5-bit times (5 micro-seconds minimum) after conversion was
initiated, an analog load pulse loads, in parallel, the eight bits of the
A/D converter into the data output register. At the same time the load
pulse occurred the second analog switch associated with the selected address
closes and the data processing cycle is repeated for the second word. Dur-
ing processing of the second word data in the output register is shifted
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toward the output so that the register is clear to accept the second word.
The second word is loaded into the output register on the eighteenth bit
time. The data output register and other data output circuits are discussed
in more detail in later paragraphs.
Analog data processing is essentially the same for modes A and B except
in mode A data output occurs in response to a supervisory word and can
occur as often as every word time. In mode B, however, data output always
occurs every other word period.
d. Binary Data Processing
Binary data processing uses multiplexer switches identical with those
described for the analog data. Two of the multiplexer circuit boards are
also used for binary multiplexing. Again, only 16 of the 20 possible chan-
nels on each board are used. One binary address, addresses a multiplexer
board by enabling the second level controls. Each group of eight channels
is connected to its own buffer input amplifier. One buffer amplifier cir-
cuit consists of 1C amplifiers A8, A9, and A10. The other amplifier circuit
consists of All, A12, and A13. This arrangement allows the sampling of two
binary channels at a time. At the time a binary address is valid, binary
load pulses shown on the timing diagrams are generated from decoding of the
Johnson counter. Eight sequencial pulses are generated and each pulse
enables two channel gates on the multiplexer boards. Binary load pulses
transfer two binary bits at a time into the output data register until six-
teen bits of binary data have been loaded. Variations in operation between
modes A and B are the same as was described in the analog multiplexing
section.
e. Data Output Circuits
Drawing 380-27 previously mentioned to show the diagram of the A/D con-
verter also shows the data output register. This output register consists
of 20 flip-flops FF1 through FF20. All data except the parity bit is loaded
into flip-flops FF1 through FF10. Flip-flops FF11 through FF20 are primarily
used for buffer storage so that the nineteen bit data words can be assembled
for ultimate transmission back to the data terminal. To some extent the
loading of data has already been described, but some of this description
will be repeated and expanded upon.
When analog data has been interrogated and converted to digital form
the parallel output bits of the A/D converter 2 through 2° are loaded into
the output register. Analog, odd or even, load commands enable gates
coupling the data to the direct sets of flip-flops FF3 through FF10. The
least significant bit is set in FF3. A careful examination of the timing
diagram will show that "odd" analog word is shifted into FF1 through FF18
before the "even" analog word is loaded at the eighteenth clock time. In
mode A operation FF1 and FF2 contain zeros. The nineteenth clock pulse
shifts the 16 data bits into FF4 through FF19 and a zero is shifted into
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FF3. Since data is to be transmitted out beginning with the first bit of
the next word, the data register is properly loaded. The first bit of the
next word will shift 16 bits of data and one zero into FF4 through FF20
and another zero will be loaded in FF3.
Data actually is being transmitted beginning at the first bit time of
the word after data processing, because Output Data Control (ODC) enables
the line driver so that the contents of FF20 actually appear on the data
line. The generating circuit for ODC is shown on drawing 380-22, sheet 1.
Normally, the output of FF12 is low which inhibits the line driver. When
a valid address occurs, a one is set into FF11. At the next sync bit time
(end of referenced valid address) the one is transferred from FF11 to FF12
and the line driver is enabled. At the same time a zero is clocked into
FF11 if no new valid address is recognized. If a new address becomes valid
Fll retains a one, therefore, at the next sync time the ODC will go low if
no new data is forthcoming or will remain high for any immediately follow-
ing data.
The line driver is shown on sheet 2 of drawing 380-22. It is interfaced
with the data register by the logic gates shown
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4. Demultiplexer Data Processing
a. General
If a supervisory word containing a demultiplexer address is received
by the MDU, the address will have been shifted to the output of the demulti-
plexer decoder by three word times after the inititation of the address.
Related data will be arriving from the data terminal at the same time the
valid address is decoded. The address will be either associated with data
representing the binary equivalent of two analog words or with a binary
word consisting of 16-bits of discrete data. If the data is intended as
an analog output, data processing will end with D/A conversion. If the data
is discrete, processing will end with parallel separation of the 16 bits.
Timing diagrams are shown on drawing 380-53 and -54. Details of the
circuits are described as follows:
b. Data Receiver
The incoming data has the same waveform and sync bit configuration as
the supervisory word. The data receiver (schematic diagram shown on drawing
380-24, sheet 1) is identical with the address receiver already described.
c. Analog Demultiplexing
There are 32 analog data output channels as previously indicated. Each,
channel output circuit consists of an output amplifier driven by an 8-bit
D/A converter. An 8-bit storage register drives each D/A converter.
Two of these 8-bit registers are connected serially so that the 16 bits
of incoming data representing the two words can be received serially.
When a correct address is decoded the decoder output, in effect, enables
the clock circuit to the appropriate pair of registers so that the 16 bits
can be loaded. The complement of the data is loaded into the reigsters
because the D/A converter requires inverted logic to provide the desired
0 to +5 volt input. Since incoming data is actually nineteen bits long,
logic control from the MDU control counter is used to control the data
loading. The timing diagrams show that seventeen bits are actually shifted
into the register. The first bit is not real data and is shifted out the
end. Bits 18 and 19 which are parity and undefined bits are not clocked
into the register. While the registers are being loaded the analog data
output may be changing with the bit variations, but the total response time
of the amplifier and user circuits will be slow enough so that transient
changes will be ignored. Analog output data will correspond to the digital
input word within a few microseconds after the registers have been loaded.
Schematic diagrams of analog demultiplexing circuits are shown by drawings
380-24, sheet 3 and 380-26,sheets 1 through 5.
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d. Discrete Data Demultiplexing
The demultiplexer contains a serial input 16-bit shift register.
Decoding of either of the two discrete data addresses enables the shift
reigster clock so that data is clocked into the register. Seventeen bits
of data are clocked into the register as is the case for the analog data.
Again the first bit, which is not real data, is clocked out of the register
and bits 18 and 19 are not entered into the register. After the register
is loaded a pulse, generated from the MDU control logic acts as a clock
for parallel entry of the sixteen bits into one of two sets of 16 storage/
output flip-flops. The decoded addresses enables a gate to route the load
pulse to the correct set of flip-flops. Binary demultiplexer circuitry
is shown by drawing 380-24, sheet 2.
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IV. INSTALLATION, OPERATION AND TESTING
1. Specifications
The data terminal and demultiplexer are designed constructed and
tested to operate in accordance with NASA/MSFC Specification Number
GC-110547. These specifications provide for operation at laboratory
environments only. The units as constructed will operate at a system
clock rate of 1MHz but operation at any lower frequency is possible.
For any other frequency operation the one shot circuits that provide
sync and clock pulses at the missing twentieth bit intervals must be
modified to time out at the center of the desired time interval.
These changes are basically the changes of a RC time constants. No
other circuit modifications are required. Regardless of the fre-
quency of operation, the knowledge of some design specifications
other than presented by GC-110547 is desirable for optimum performance,
These are as follows:
Data Terminal
Input power: 16 watts/channel (? 28VDC
Supervisory bus, Data bus, and local bus
Signal Amplitudes: Positive going +4 +10% VDC
Negative going - 4 +10% VDC
Zero level signals - 0.7 to +0.7 VDC
MDU
Input power: 23 watts @ 28 VDC
Local bus signal amplitudes: Positive going +4 +10% VDC
Negative going -4 +10% VDC
Zero level -0.7 to +0.7 VDC
2. Data Terminal
a. Installation and Operation
While the installation of the data terminal in a system is relatively
simple, certain precautions must be observed. Wiring to the connectors
should conform with the connector arrangement drawing, Figure 2 , and
with the Pin Assignment list, Table 4 • Cables should be 75 ohm shielded
twisted pair similar to Trompeter, TWC-78-2. If the data terminal is
interfaced via the main buses to only one other piece of gear, such as
the bus controller no line termination is required. However, if several
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J7o-o
-o
DATA TERMINAL CONNECTOR ARRANGEMENT
FIGURE 2.
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TABLE 4
DATA TERMINAL CONNECTOR PIN ASSIGNMENTS
Jl-A, B +28 VDC
C, D +28 V RET
J2-A Main Data Bus Al
L Main Data Bus Al RET.
M Main Data Bus Al Shield
C Main Data Bus A2
B Main Data Bus A2 RET
N Main Data Bus A2 Shield
E Main Sup. Bus Al
D Main Sup. Bus Al RET
P Main Sup. Bus Al Shield
H Main Sup. Bus A2
G Main Sup. Bus A2 RET
R Main Sup. Bus A2 Shield
J3, J4, J5 are wired the same as J2 but for channels B, C, D respectively,
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J6-B Local Sup. Bus A
C Local Sup. Bus A RET
A Local Sup. Bus A Shield
H Local Output Bus A
G Local Output Bus A RET
J Local Output Bus A Shield
E Local Input Bus A
L Local Input Bus A RET
Is. Local Input Bus A Shield
J7, J8, J9 are wired the same as J6 but for channels B, C, D, respectively.
J10-A Clock A
B Sync A
C GND A
D Clock B
E Sync B
F GND B
G Clock C
H Sync C
J GND C
K Clock D
L Sync D
M GND D
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stations are daisy chained along the line, a matching load resistor
will be required on the line at points most distant from the transmitter.
In the case of the supervisory bus a 75 ohm resistor would be located
at the most remote point from the bus controller. In the case of the
data bus, however, the line must always have some termination at the
controller and the most remote station. Depending on cable lengths,
the matching impedances are not necessarily restricted to as low a
value as the cable characteristic impedance. However, if the cables
are longer than 200 feet characteristic termination is likely necessary.
Since terminations on the lines do load line drivers, the drive
capability must be adequate to drive the terminations at required voltage
levels. It has already been specified that the prototype data terminal
requires plus and minus 4 volts. Obviously this may result in undesirably
high powers. The power consumption can be reduced by increasing receiver
amplifier gains for operation at lower signal levels. This is fairly
easily done by changing the feedback resistors. Increasing receiver
gains, however, is not done without penalty. Signal to noise ratios
are reduced but this penalty may be acceptable if the amplifier gains
aren't made greater than 3.
No terminations will be required on local buses to the MDU since
these lines are all 50 feet or less.
All bus controllers and/or other interfacing equipment must have
line driver circuits with the appropriate 5-bit information skewing
between the quad redundant buses, and this skew must be accurate to
1/2 bit. Since local buses are not redundant to the MDU, no such
criterion exists for local buses.
b. Testing
No specific test routines are recommended here for installed systems,
except the general procedure of the Functional Test Plan and Procedure
MCR-72-66 can be followed. This plan can be used directly if a basic
system of a central controller one data terminal, and one or more
MDU's is involved. If the system is more complex various procedures
must be established. General test routines can be established to moni-
tor and correlate command functions, input/output data, and status. Auto-
matic test routines and data analyses can be performed by interfacing
the system with a computer.
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3. Multiplexer/Demultiplexer
a. Installation and Operation
Only minimal precautions are necessary in the installation of the MDU.
All wiring connections must conform with the Connector Arrangement Drawing
Figure 3, and the Connector Pin Assignment List, Table 5. Again
shielded twisted pair are the recommended cables. As previously stated,
local buses require no terminating loads. The terminations to the
subsystem data input/output circuits are also not critical except
they must conform to the requirements of the specifications. The
prototype MDU is wired to operate with the address words listed
in Table 6.
b. Testing
Again no specific test routines are recommended for installed
systems except for the general procedures of the Functional Test Plan
and Procedure MCR-72-66. Without an automated routine most testing is
more readily performed with Mode A connection because of difficulties
in bookkeeping in Mode B. General accuracy and data reproducibility is
easily tested in either mode but fault and impedance tests are difficult
with Mode B connections. Although the prototype MDU is constructed in
Mode B configuration most acceptance testing was done in Mode A.
Therefore, a computerized check program looks especially appealling with
Mode B operation.
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MDU CONNECTOR ARRANGEMENT
FIGURE 3.
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TABLE 5
MDU CHASSIS PIN CONNECTOR ASSIGNMENTS
ANALOG INPUT CONNECTOR J16
PIN NO.
1
2
3
4
5
6
7
8
9
10
11
12
13 '
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
SIGNAL
Channel 1H
Channel 1L
Channel 2H
Channel 2L
Channel 3H
Channel 3L
Chassis
Channel 4H
Channel 4L
Channel 5H
Channel 5L
Channel 6H
Channel 6L
Chassis
Channel 7H
Channel 7L
Channel 8H
Channel 8L
Channel 9H
Channel 9L
Chassis
Channel 10H
Channel 10L
PIN NO.
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
SIGNAL
Channel 11H
Channel 11L
Channel 12H
Channel 12L
Chassis
Channel 13H
Channel 13L
Channel 14H
Channel 14L
Channel 15H
Channel 15L
Chassis
Channel 16H
Channel 16L
Channel 17H
Channel 17L
Channel 18H
Channel 18L
Chassis
Channel 19H
Channel 19L
Channel 2OH
Channel 20L
MDU CHASSIS PIN CONNECTOR ASSIGNMENTS
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ANALOG INPUT CONNECTOR J16 (CONT.)
PIN NO.
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
SIGNAL
Channel 26H
Channel 26L
Chassis
Channel 27H
Channel 27L
Channel 32L
Channel 28H
Channel 28L
Channel 32H
Channel 29H
Channel 29L
PIN NO. SIGNAL
Channel 21H 87
Channel 21L 88
Chassis 89
Channel 22H 90
Channel 22L 91
Channel 23H
Channel 23L
Channel 24H
Channel 24L
Chassis
Channel 25 H
Channel 25 L
Channel 31L
Channel 30H
Channel 30L
Chassis
Channel 31H
|
MDU CHASSIS PIN CONNECTOR ASSIGNMENTS
BINARY INPUT CONNECTOR J17
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PIN NO. SIGNAL PIN NO. SIGNAL
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
Channel 1H
Channel 1L
Channel 2H
Channel 2L
Channel 3H
Channel 3L
Chassis
Channel 4H
Channel 4L
Channel 5H
Channel 5L
Channel 6H
Channel 6L
Chassis
Channel 7H
Channel 7L
Channel 8H
Channel 8L
Channel 9H
Channel 9L
Chassis
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
Channel 10H
Channel 10L
Channel 11H
Channel 11L
Channel 12H
Channel 12L
Chassis
Channel 13H
Channel 13L
Channel 14H
Channel 14L
Channel 15H
Channel 15L
Chassis
Channel 16H
Channel 16L
Channel 17H
Channel 17L
Channel 18H
Channel 18L
Chassis
MDU CHASSIS PIN CONNECTOR ASSIGNMENTS
BINARY INPUT CONNECTOR J17 (CONT.)
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PIN NO. SIGNAL PIN NO. SIGNAL
55
56
57
58
59
60
61
62
63 .
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
Channel 19H
Channel 19L
Channel 20H
Channel 20L
Channel 21H
Channel 21L
Chassis
Channel 22H
Channel 22L
Channel 23H
Channel 23L
Channel 24H
Channel 24L
Chassis
Channel 25H
Channel 25L
Channel 26H
Channel 26L
Chassis
Channel 27H
Channel 27L
Channel 32L
Channel 28H
Channel 28L
84
85
86
87
88
89
90
91
Channel 32H
Channel 29H
Channel 29L
Channel 31L
Channel 3OH
Channel 30L
Chassis
Channel 31H
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MDU CHASSIS PIN CONNECTOR ASSIGNMENTS
RSM 04-27-30 PX J18
PIN NO.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
Bit
Bit
Bit
Bit
Bit
Bit
Bit
Bit
Bit
Bit
Bit
Bit
Bit
Bit
Bit
Bit
GND
GND
GND
Bit
Bit
Bit
Bit
Bit
Bit
Bit
Bit
Bit
Bit
SIGNAL
2 Binary Data 17 Out
3 Binairy Data 17 Out
4 Binary Data 17 Out
5 Binary Data 17 Out
6 Binary Data 17 Out
7 Binary Data 17 Out
8 Binary Data 17 Out
9 Binary Data 17 Out
10 Binary Data 17 Out
11 Binary Data 17 Out
12 Binary Data 17 Out
13 Binary Data 17 Out
14 Binary Data 17 Out
15 Binary Data 17 Out
16 Binary Data 17 Out
17 Binary Data 17 Out
2 Binary Data Out
3 "Binary Data Out
4 Binary Data Out
5 Binary Data Out
6 Binary Data Out
7 Binary Data Out
8 Binary Data Out
9 Binary Data Out
10 Binary Data Out
11 Binary Data Out
PIN NO. SIGNAL
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
Bit 12
Bit 13
Bit 14
Bit 15
Bit 16
Bit 17
GND
GND
GND
Analog
Analog
Analog
Analog
Analog
Analog
Analog
Analog
Analog
Analog
GND
GND
GND
Analog
Analog
Analog
Analog
Analog
Analog
Analog
Binary
Binary
Binary
Binary
Binary
Binary
Chan.
Chan.
Chan.
Chan.
Chan.
Chan.
Chan.
Chan.
Chan.
Chan.
Chan.
Chan.
Chan.
Chan.
Chan.
Chan.
Chan.
Data Out
Data Out
Data Out
Data Out
Data Out
Data Out
1 Data Out
2 Data Out
3 Data Out
4 Data Out
5 Data Out
6 Data Out
7 Data Out
8 Data Out
9 Data Out
10 Data Out
11 Data Out
12 Data Out
13 Data Out
14 Data Out
15 Data Out
16 Data Out
17 Data Out
MDU CHASSIS PIN CONNECTOR ASSIGNMENTS
RSM 04-27-30 PX J18 (CONT.)
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PIN NO.
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
SIGNAL
Analog Chan.
Analog Chan.
Analog Chan.
GND
GND
GND
Analog Chan.
Analog Chan.
Analog Chan.
Analog Chan.
Analog Chan.
Analog Chan.
Analog Chan.
Analog Chan.
Analog Chan.
Analog Chan.
Analog Chan.
Analog Chan.
Chassis
Chassis
Chassis
Chassis
Chassis
Chassis
18 Data Out
19 Data Out
20 Data Out
21 Data Out
22 Data Out
23 Data Out
24 Data Out
25 Data Out
26 Data Out
27 Data Out
28 Data Out
29 Data Out
30 Data Out
31 Data Out
32 Data Out
PIN NO.
90
91
SIGNAL
Sync Inhibit
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MDU CHASSIS PIN CONNECTOR ASSIGNMENTS
LOCAL BUSES J19
PIN NO. SIGNAL PIN NO. SIGNAL
1 Address
2 Address Return (Iso. GND)
3 RZ Data In
4 Data Return (Iso. GND)
5 NRZ Data Out
6 NRZ Data Return (Iso. GND)
7 Chassis
8 Chassis
9 Chassis
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
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MDU CHASSIS PIN CONNECTOR ASSIGNMENTS
POWER INPUT J-20
PIN NO. SIGNAL PIN NO. SIGNAL
1 +28 VDC
2 +28V Common
3 Chassis
4
5
»
6
1
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
50
TABLE 6
MULTIPLEXER ADDRESSES
BIT POSITION 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
Ana . Chann .
Binary Word
Binary Word
2, 1
18,17
4,3
20,19
6,5
22,21
8,7
24,23
10,9
36,25
12,11
28,27
14,13
30,29
16,15
32,31
17
18
X X X X X X X X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X X X X X X X X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
BIT POSITION
DEMULTIPLEXER ADDRESSES
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
Ana . Chann .
Binary Word
Binary Word
1,2
3,4
5,6
7,8
9,10
11,12
13,14
15,16
17,18
19,20
21,22
23,24
25,26
27,28
29,30
31,32
17
18
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X X X X X X X X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
0
0
0
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
0
0
1
1
1
0
1
0
1
0
1
0
1
0
1
0
1
1
0
1
0
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LOCAL DATA WORD FROM DATA TERMINAL
BIT POSITION 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
Analog X MSB LSB MSB LSB X X
ODD CHANNEL EVEN CHANNEL
Binary X 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 XX
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V. DRAWINGS
1. Drawing List
NUMBER SHEETS TITLE
380-1 I Assy. - Remote Multiplexer/Demultiplexer Unit
380-2 I Multiplexer/Demultiplexer - Housing
380-3 1 Multiplexer/Demultiplexer - Retainer Support
380-4 1 Multiplexer/Demultiplexer - Cover, Top
380-5 1 Multiplexer/Demultiplexer - Collar
380-10 1 Multiplexer/Demultiplexer - Isometric View
380-13 1 Multiplexer/Demultiplexer - Seal Top
380-14 1 Multiplexer/Demultiplexer - Cover, Bottom
380-15 1 Multiplexer/Demultiplexer - 0-ring Seal
380-19 1 Multiplexer/Demultiplexer - Block Diagram
380-20 1 Electrical Schematic - Multiplexer/
Demultiplexer - Multiplexer Decoder,
Programmable Level
380-21 1 Electrical Schematic - Multiplexer/Demulti-
plexer - Multiplexer Decoder, First Level
380-22 2 Electrical Schematic - Multiplexer/
Demultiplexer - Control Logic and Multiplexer
Data Output Line Driver
380-23 3 Electrical Schematic - Multiplexer/
Demultiplexer - Address Input Logic, Multiplex
Address Register
380-24 3 Electrical Schematic - Multiplexer/
Demultiplexer - Data Receiver, Binary
Demultiplexer, 2 Analog Demultiplexers
380-25 2 Electrical Schematic - Multiplexer/Demulti-
plexer - Demultiplexer Decoder
380-26 5 Electrical Schematic - Multiplexer/
Demultiplexer - 10 Channel Analog
Demultiplexer Board
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NUMBER SHEETS TITLE
380-27 1 Electrical Schematic - Multiplexer/
Demultiplexer - A/D Converter and Output
Data Register
380-28 1 Electrical Schematic - Multiplexer/
Demultiplexer - Multiplexer
380-29 1 Electrical Schematic - Multiplexer/
Demultiplexer - Analog/Binary Signal
Conditioner
380-30 2 Detail - Multiplexer/Demultiplexer -
Multiplexer Decoder, Programmable Level
380-31 2 Detail - Multiplexer/Demultiplexer -
Multiplexer Decoder, First Level
380-32 2 Detail - Multiplexer/Demultiplexer -
Control Logic, Max, Data Output, Line
Driver
380-33 2 Detail - Multiplexer/Demultiplexer -
Address Input Logic, Max. Address
Register
380-34 2 Detail - Multiplexer/Demultiplexer -
Data Receiver, Binary Demultiplexer, 2
Channel Analog Demultiplexer
380-35 2 Detail - Multiplexer/Demultiplexer -
Demultiplexer Decoder
380-36 2 Detail - Multiplexer/Demultiplexer - 10
Channel Analog Demultiplexer
380-37 2 Detail - Multiplexer/Demultiplexer -
A to D Converter and Output Data
Register
380-38 2 Detail - Multiplexer/Demultiplexer -
Multiplexer
380-39 2 Detail - Multiplexer/Demultiplexer -
Analog/Binary Signal Conditioner
380-40 1 Assy. - Multiplexer/Demultiplexer -
Multiplexer Decoder, Programmable Level
380-41 1 Assy. - Multiplexer/Demultiplexer -
Multiplexer Decoder, First Level
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NUMBER SHEETS . TITLE
380-42 1 Assy. - Multiplexer/Demultiplexer -
Control Logic, Multiplex Data Outputs,
Line Driver
380-43 1 Assy. - Multiplexer/Demultiplexer -
Address Input Logic, Multiplex
Address Register
380-44 1 Assy. - Multiplexer/Demultiplexer - Data
Receiver, Binary Demultiplexer, 2 Channels
Analog Demultiplexer
380-45 1 Assy. - Multiplexer/Demultiplexer -
Demultiplexer Decoder
380-46 1 Assy. - Multiplexer/Demultiplexer -
10 Channels Analog Demultiplexer
380-47 1 Assy. - Multiplexer Demultiplexer - A to D
Converter and Output Data Register
380-48 1 Assy. - Multiplexer/Demultiplexer -
Multiplexer
380-49 1 Assy. - Multiplexer/Demultiplexer -
Analog/Binary Signal Conditioner
380-52 1 Multiplexer/Demultiplexer - MDU
Timing Diagrams
380-53 3 Multiplexer/Demultiplexer - Control
Logic Timing Diagrams
380-54 1 Multiplexer/Demultiplexer -
Demultiplexer Timing Diagrams
380-110 2 Data Terminal-Block Diagram
380-111 12 Electrical Schematic - Data Terminal -
Supervisory Word Logic
380-112 11 Electrical Schematic - Data Terminal -
Input Data Word and Memory Logic
380-113 12 Electrical Schematic - Data Terminal -
Control and Output Data Logic
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NUMBER
380-114
380-140
4100-29
4100-59
4100-63
4100-66
4100-67
4100-68
4100-69
4100-70
4100-71
4100-72
4100-73
4100-74
4100-81
4100-82
4100-83
4100-84
25738-100
25738-200
25738-201
SHEETS
7
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
TITLE
Electrical Schematic - Data Terminal -
Line Drivers and Receivers
Assy. - Data Terminal - Line Driver,
Line Receiver
Assy. - Power Supply
Electrical Schematic - Power Supply
Power Supply - Power Supply Housing
Insulator and Washer
Power Supply - Transformer
Power Supply - Transformer
Power Supply - Transformer
Power Supply - Inductor Filter
Power Supply - Inductor
Assy. - Power Supply - Input Filter
Assy. - Power Supply - Pre-Regulator
Power Supply - Assy., Converter-Rectifier;
Insulator
Assy. - Power Supply - Output Filter
Power Supply - Printed Wiring Board
Power Supply - Printed Wiring Board
Power Supply - Printed Wiring Board
Power Supply - Printed Wiring Board
Assy. - Data Terminal
Assy. - Data Terminal - Case
Data Terminal - Side Plate
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NUMBER
25738-202
25738-203
25738-204
25738-205
25738-206
SHEETS
1
1
1
1
1
TITLE
Data Terminal
Data Terminal
Data Terminal
Data Terminal
Data Terminal
End Plate
Cover, Top, and Bottom
Power Supply - Plate
P.C. Connector - Plate
Support Rail
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2. Included Drawings
The following drawings are included in this report:
380-19
380-20
380-21
380-22
380-23
380-24
380-25
380-26
380-27
380-28
380-29
380-52
380-53
380-54
380-110
380-111
380-112
380-113
380-114
4100-59
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FOR LOWEST MUMQER ADDRESS. LF«VE OTHER V
CLOCK OR SET CONNECTED lb PULL- UP RESISTOR.
A-- - — A - • A At T t t ti i i
1
 A * A ' • ' i
A PR
5) (;
"B" .
1 PR£
) ©. „
* T T
i
L ' A ' J
- , 9 • ; — —9 . 9 . 9- - 9 , w i *
1 • • ! • • • • , <
1 * I * , • • i f • 1 'L
-t 1 ^T t T ^ ^Hp Is I, I \ f I J- 1 I,f
"* 1 f '**t /^
Fl ' F2 F3 FH F5 F6 -
O rt ' D r ^ T • ^ *\ T i-. j"k F r \ / - \ » »N XN T
6
 srr • SFT
Is I?
ALU i_._, il.^
!> i i
.^ -^  • ^  • •
/7«oe * /* I
OMLY/ PR4 4)
^ SET
• 1
i
1
19
® A •
t JIT /
f
• 1
1
* srr
• i
, ......
I
1
A
T3 T ' T
<• SET
• 1
* 1
1
A
CL.
C
F
D
si
t A . _______ AT "
i
i ' • • •
» ' • ' • > t
 i i ^±
:fl^ ctcflu curan CUBAR
^5 0 ^ CO ^ O
7 F8 F9 TIG
T
I
• i
T
i«
SET
• 1
* 1
SET
i i
* r
A —
^
SET
f- '
^ t• i
A
^,
T T T 1
CLf«H ^ CLtRA CLTIM CtCft*? CLC#M CLfflft OfAR C (,£(?« CtJf^. Ctl^
ijT11- 131
 U Q
PR1? SET® IH
^
 v
F12
• • • D Q
SET-
^ yf
F13
Q
SET
I
>_ <j - •
F1H
«ET
,,
v_ ^
rts
w
srr
I
v_ <v
F16
S*T
( ,
F17
D Q
SET
I
D
«F?
• ,
\— MT
Ftt
h (O • i
'SIT
i
F20
SffT
S 3 9 7 II 13 15 n 19 21 23 2? 27 29 35 37 39 41 43 I ^HI "-S")) I
Fll FiT F12 Fl2 F13 Fl3 F1M HH" F15" Fl? FIG H& F17 PT7 F18 H5 FIT FTT F^O F2@
V. J
Y
20 LINES lb FRST LEVEL DECODER • •- ' • . . . . - - - - - - . .
SIZE
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PAINTED IN USA OZALID IIMII
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CODE IDENT NO
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..— — »=__,
SCALE SHEtT -*
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PAINTED IN USA OZALIO III.Ill
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POST OFFICE BOX 179, DENVER, COLORADO
,. PULL-UP
^RESISTOR (PR1)
u, PULL-UP
-V RESISTOR (PR2)
MULTIPLEXER /DEMULTIPLEXER
DATA RCV'R. - BINARY DEMUX, - 2 ANALOS
SIZE CODE IDENT NO.
04236 380-24
^ aJ*/M
SHEET 10F3
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AL "
DI7
7100
"i" DATA IN
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2
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SCALE
CODE I DENT NO
04236 380 - 24
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D17
39
Die
PR1
2 OFJ
PRINTED IN USA OZALID III III
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E . 4 0 4 D ( 2 - 6 2 !
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66
ALL RESISTANCE VALUES IN OHMS.
ALL CflPnciTOR VHLUES IN
B SELECT RESISTOR £ CONNECTOHS FOR
ZERO VOLT AGE OUT WITH BINARY ZFRO IN.
A SELECT RESISTOR Ton 5 VOLTS OUT OF
AMPLIFIER WITH BINARY 5 VbtT* IN.
016
(DFCODER)
8 . 7
CHG
CODE IDENT
0>I23
SCALE
6
NO.
6 380-24
8MKT
 3 OF 3 ]
5
67
POST pFFICE BOX 179, DBMVCR. COLORADO
MULTIPLEXER/DEMULTIPLEXER
DEMULTIPLEXER DECODER
04236 380 -25
PAINTED IN USA OZALIO Ill-Ill
68
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COLUMN C
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CHG
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SCALE
CODE IDENT NO.
04236 380-25
SHEET
2 OF 2.
PAINTED IN USA OZALID III-MI E - 4 0 4 0 ( 2 - 6 2 i
8
DATA OUTPUT
69
I ' l l
(DECODER)
PULL UP
RESISTOR (PR!)
ALL RESISTANCE VRLUES ]n OHMS.
ALL CflPflciTO* VALUES IN >Mf d
B SELECT RESISTOR £ Cowreers^s FOR
Htao VCX.TME Our WITH BINARY Znto IN.
SELECT RISI«TOR Fas 5 VOLTS OUT Or
WITH Btw&w 5 V^LTS IN.
4/0
POST OFFICE BOX 179, DENVER, COLORADO
MULTIPLEXER /DEMULTIPLEXER
10 CHANNEL ANALOG DEMULTIPLEXER BOARD
SIZE CODE IDENT NO.
04236
~^F
380- 26
SHEET 1 OF 5
IN USA OZALfo III 111
8
-H5v
IN U»A OZAI.IO MMM
DATA OUTPUT
EVEN
70
w il & fi «o 9 i
CHQ
ALL Rfs/sTANCf VALUFS Jw
ALL C»P*C»TOH VULUC* IN
SELECT RESISTOR 4 CoMNfcrocs FOR
EERO VOLTA«* OUT WITH BIHARV Zri?o IN.
A SELECT RESISTOR Fo*« 5 Vout Our Or
WITH BINAHY 5 V*4T»
too -»O
SCALE
CODE IDEPT NO
1
011236 J8O - 2.6
SHEET
8
DATA OUTPUT 71
More 1
(DfCODPR.
ALL RFSISTANCE VALUES IN OHMS.
ALL CflPuciTO* Vw.ucd IN
SELECT RESISTOR £ Co**NrcTo«* FOR
ZERO VOLTAIC OUT WITH B»HARY Zri?o IN.
A SELECT RESISTOR Fo* 5 VOLTS OUT Or
WITH BINARY 5 VbtT»
CNG
JTTT
SCALE
CODE I DENT NO
011236 380-26
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(DrCODER,
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UP
RESISTOR (PRa)
ALL RESISTANCE VALUFS IN
ALL C«P«CITOH Vm.uc» IN
SELECT RESISTOR i Co*Nctroa« FOR
£ERO VOLTAIC OUT WITH BINHRY Zri?o IN.
A SELECT RESISTOR To* 5 VOLTS OUT Or
AMPLIFY WITH BiN««v5^LT» IH.
Jo Z oo
CHG
inr
SCALE
CODE IDEHT NO
0^236 380-26
SHIFT 4 OF 5"
'MINTED IN USA OZA.LID III-IM
8
C . 4 0 J D C - 6 ? ;
6
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PR2.
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Even
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DAC 100
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A2N
DAC 100
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M
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ALL RESISTANCE VALUFS IN OHMS.
ALL C*P«C»TO« VULUES IN
SELECT RESISTOR t CO«NFCTO«S FOR
OUT WITH BINARY ZCRO IN.
A SELECT RESISTOR Ton 5 VOLTS OUT Or
AMPLIFICW WITH BINARY 5
J
CHQ
TTzT
SCALE
CODE I DENT NO
011236 380 - 26
5 OPS'
TID IH USA OZALIO
8
r . - 4 0 4 D ( : - 6 ? ;
6
A/D CONVERTER
OUTPUT
74
ALO
-JY_/_ ; ALU MODE6
82. A! 2* A2 2 A? 2
V Mooe A
DATA SW
B
(DCS)
(ODC)MooE A
SW
CONTROL A
(DAB)ADC - MSB
POST OFFICE BOX 179. DENVER. COLORADO
CODE I DENT NO
01*236 380-27
P3INTID IN U*« OZAUIO III 111
CWTfl
B HULTIPLEX
_. ^ f-—
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r>eMULT I PL Ft &L±
'
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I
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POST OFFICE BOX 179, DENVER, COLORADO
- MULTIPLEXER/ DEMUIJIPLEXE
•• MD M TIMING DIAGRAMS
SIZE CODE IDENT NO.
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£- S,
~B~uTi
3 5 0 - 5c5
S H E E T
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MULTIPLEXER/ DEMULTlPLEXEi
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SIZE CODE IDENT NO
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SCALE
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em/ COUTH* be* /****
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*/D
ft/D CONVCRT
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SIZE CODE IDENT NO.
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SCALE
380-53
SNEET
 Z of 3
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c/a - si
_V£nM^^^
Lt) - I
FFI-TFS - \
FF-5-FF7 -KB
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FF1-FF3
FFV • FF<* - VB
-fft
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_TL J~L
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T
AV/)te<, LOflD 14
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LOW) Mt>C£AjB
B
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SIZE CODE IDENT NO
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3 of 3
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ci.<jc<
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r
* » t * • » »
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POST OFFICE BOX 179, DENVER. COLORADO
MULTIPLEXER / DEMULTIPLEXER
TIMING DIAGHAHS
SIZE CODE IDENT NO.
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SHEET / 0 f /
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- — . f / r .
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-35- V ffC,
v useo'f&L o*ra re*.**,*, con ftGuMr/ov c#t o»o cvo
ceoofcteD re rs Tt**u#ts 9 AUO // ro
»*AT9 -$v oc. ry TUM/M
TMC WKMMft OmSKM OTH
SCHEMATIC
100-53
B81
bPX.DP1.Dfi
ft.• ta
Bit
A
DC
\
OH 7 /I)
DM • a)
OH II (l,
DHI3(L
DHltiC
it«
C Jianne/
Selector
JEW
O
O 5 / W *
0X3
1
I
Supervisory Words
Con-trot
Control Logic
POST OFFICE BOX 179. DENVER, COLORADO
Dato Terminal
Block Diogra w
SIZE
J
CODE ibENT NO.
04236 380- I 10
j & . SHEET
PRINTED IN USA OZALIO Ill-Ill
8
82
PC Bo*rd Board 3
Output data
S e l e c t o r
Bit Timer Line
PC Board
Input Dm to
Selector
Wr/ie Enable.Addrets
Com/Mr* tor
64 X /7
8A/1
PC BOARD
L«c«/ Output
t)«t» Bus
Rtyisttr
r-^
W«vrfferm
G*n«r»t#r
1 '
1
 &
1 **
1
1
Line
Tmnfiwtfor
1
1
 U»/ 0»te tn
I •*•
1
1
J
CHG
TizT
SCALE
CODE I DENT NO-
04236 360-110
SHEET
P A I N T E D IN USA OZALIO HI-IK
8
83
(VOTES :
/. 7"V>e tollovSiHCj jymbo/s d^re. i/S€.ol on fh / j sc./?e/r>a/"/c :
Cohne.c'hion i~o Jbo^roi connector (&o*rd Aai 7*"^ * 70pin
S i y h z j coni/nu&cl to other sheets of jcAe/^A/vc aj
Y Test point connechon
£. The. le.Tte.i-*> A.B^C^h^O denote Me
3. The.
fe.dufialajr)t
r/?£
Pm
numeric desiynaf'/on ih each loqic syrmhol
oh th/s Jc
can
• *
i  conhf-c. tof S — J~ ^  K>«r H )
\G,C,»*JO ~y *>*- &tfish/-*fe.ol
the. /oacAa^e location oh the bo&nt.
hozrc/ coft/atttj o*ly J6 fil* 5«c./TeA;
l'A>£«/r,i tV///C/a*»S€ O^ th t QOZt"
DRAWN BY DEPT DATE
Cd/ 5c^M *^^ i /633 WNo*TI
CHECKER
STRESS ENGR
WT ENGR
MATL ENGR
RELIABILITY
GR ENGR ^ jfa^Jli //-/9-7/
PROJECT
i 4 • £ , *<y<tr»W .^t^  / 8 - / - ? /
0
CUST RPRSNTV
!
'
of
T£S7 /°O/A// / f 5 5 / C
r/3 A/C/
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3 A
1- A
* A.
6 A
7 A
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9 A
/ O A
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2fl
3 B
4B
5-fl
6/3
76
88
98
10 B
-rWEH/TS
SIGNAL NAME.
s\v
Positive. Super
S P v^ '
S YA/C. \/\/' CL\
SHW'
CLOCK »V
F
CLVS
M/Dt/ Sis/>er\s/S(
SIVK/
•\Sfsoi"/ V/ord
it-y Worcl(L)
A/ i ghee/ Sync.
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)
WIST
>
>-j
»
/%
I
2.
3
3
3
3
3
4
4
-f
4
4
r
5"
7
7
7
/ /
/e
POST OFFICE BOX 179. DENVER, COLORADO
SUPERVISORY V/ORD LOGIC
SIZE
SCALE
CODE IDENT NO.
04236
4
380-//I
SHEET . f-
1 of- /£.
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7V»-M
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!J?>^a .
I8pf- 2.0K
a KI
6/8
Clear
I
6/7
Clear
0 Q
_
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DC
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S-K
741iaa
T
Y S« 3 <D
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P31NTED IN US* OZAUIO III III
8
De qy
CHQ
SIZE
SCALE
CODE IOENT NO
04236 3 8 0 - III
SHEET 3 df /a
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T6 - Tl (A)
Til - T6 (Q)
T/6-T//(c)
r/-Tit> Co)
CIS" R2.Z
39* f 101<
TP-74
(lO&stLL.
5 W
Wfli /e - form D e t e c t o r 1
7uiiaa
O.I<U
Cttar- n.
7<tLiaa
0.34,5
o
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C
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SCALE
CODE I DENT NO-
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PAINTED IN USA OZALIO 111-1)1
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SHEET 3 o f / a
86
ClotkV Clock X
*
b
 CA
 2
OtlAYCC)
"TX ,
380-IIIC l o c k Se lec tor
R e g i s t e r
8
74 L04-
AOV *YM<-
0£L&£.0
fa ttMf
A
3
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D Q
74/.74
D/V
C
C/€>HA
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Tl-
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C L W
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D
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F£X
T£*
331
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Selector
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'0/3
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.
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CHG
SIZE CODE IDENT NO.
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SCALE
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-4/3
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5HEET
Sof
POINTED IN USA OZAL.ID IM-tll
8
88
r/8
SUPERVISOR? WORD CHANNEL
CHG
SIZE CODE I DENT NO
O H 2 3 6
SCALE
38O-/ / /
SHEET
PAINTED IN US* OZAUIO IIMM
8
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6
89
90
k 5s
3 8 0 - H I
POINTED IN USA OZAL.IO
8 5
91
/ iddress Comparator
CHG
SIZE
SCALE
CODE I DENT NO.
011236 380-111
SHEET 9 of /a
8 6
92
W7
s
R M - I I 3
i
R M - I I 3
/ A d d r e s s Generator
+5V
* I Vf XI X
i^^Z L>o L£ L£ Lus L<o,
Add /
Eqch Inter-face
yfc RD-'S^f
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SIZE CODE IDENT NO
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SCALE
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^HEET /a
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8
93
H/OU Superv isory Word Genera-tor-
PAINTED IN USA OZALID III III L- 4 0 4 D I 2 »6 Z )
8
94
56 &j}SH8'9
S6& (S7)*"*t9
CHG
SIZE CODE IDENT NO.
04236
SCALE
3BO~HI
SHEET
PAINTED IN USA OZAL.ID Ill-ID
8
£ . 4 0 4 0 ( 2 - 6 2 !
6
95
NOTES:
I. The. follo*/inq symbols are used on th/s
Connect/on to hoard connector (hoard has two 70 pin
Signal continued to of her sheets of schemat/c as
V Te.s /• point connect/on
. l i t
Z.fhe . le.tfe.rs AjQjCjjihdD denote. Me rovr r-edunaahr
3. TAe le.tte.rs V^X^V^hdZ art, ye.net-il oles/jn»t/ohs for *
wh&n cons/ol^-r/n^ a ^ />€
4.
5
j/>ec///c channel.
on the.
s a
accoroltnj -to an x,y
/hic.h can a
joc/T«/r a/^e used oh
the.
'.
;
hntctors - T *hclH)
J' teol
l.c.^OMyi.^KKH
y J. • L. • i C. 4- L/oc*r/oh or pin I or Th*.
'
5/ze sockets J I4jl£t »i«/ Z+ pifl
-
••
DRAWN BY DEPT DATE
CHECKER
STRESS ENGR
WT ENGR
MATL ENGR
RELIABILITY
GR ENGR ^> t^^ C-X H/l*?/?/
PROJECT
U ~" "* 9 f
CUST RPRSNTV
TEST POINT ASSIGNMENTS
r,p A/o.
/ A
2/4
3/4
4 A
5 A
G A
7A
8 A
9A
10 A
1 B
2 / 3
3 B
A B
SB
6 B
7/3
8 B
•*9 B
/OQ
SIG-NAL NAME.
MQD
DH
DP
Selectee) Clock
0^
O//^
DP */(*•)
Data Word Req. Input
All Dzt* Errors
DSO
OS 1
Local Output Reyisier Cloc.K
LOB DATA
LDIP'
R&aoj £nak/e.
DfU
DRZ
Sh«f-f
A/O.
2
2
2
3
4
4
f
(5
^j
5^"
9
/0
/ /
2
a
POST OFFICE BOX 179, DENVER, COLORADO
SIZE
SCALE
INPUT DATA WORD AND
MEMORY LOG-IC\
CODE IDENT NO.
04236 360-112*
SHEET
 / of //
96
TP-2.A
/O\ DH^wr\=>)
^
M
f^\ rvP
W\7J
^6O
w a v e f o r m D e t e c t o r CH6
£
SIZE
SCALE
CODE IOENT NO-
01236 380 - 112
TCHEET
5 *f //
PRINTED IN USA OZALIO Ill-Ill
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E . 4 0 4 0 ( 2 - 6 2 !
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CLW
Tirtf.)
r/o<a)
O Stjnc i-OT
Date, C lock
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1HLOH
to
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"/J
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-WLVi
?/
It
It
P
CHG
sTzT CODE rDENT NO.
04236
SCALE
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380-112
SHEET o r-
O 0T
PRINTED IN USA OZALIO III. Ill
8
MBD
je/ccteJ
&OS*H
D
74L74
DC
DC
o
P <?
DC
r/rc
Reg/'ster
V
DHD
/fc
J
K"
CLI
Vfcc
J
DHC
J
/3I _^ 7I 5\
— *-5V
D W
s/fc.
J
cu
M
K
a/
M
(O
K*J-
O A V V
II JL. tfg) 0^(4
CHG
A
SIZE CODE 1DENT NO
04236
SCALE
380- M.2
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PAINTED IN USA OZXkLID Ill-Ill
8
£ . 4 0 4 0 ( 2 - 6 2 ;
99
B
DATA CHANNEL SELECTOR CHG
A
SIZE
SCALE
CODE IDENT NO
04236 380-1/2.
SHEET II
8
E - 4 0 4 D I 2 - 6 2 ;
6
100
Date, B/t Sel
101
©O®O
8
050
stf.y,7
OS
77
13
SO 00
Q a
00 >J
Q*
(fr+W
H
m/oV>£_
<fo+<l/^
14L)^ UJo r^
7^u^wa_
««/rt/
102
DIB
O.f. S.»..t., ^)
PAINTED IN USA OZALID III 111
8 7
CHG
SIZE CODE IDENT NO
04236
SCALE
6
380- 112
SHEET _ ....
8 of //
5
D/<3 OI7 D/4 DI2 D/Z Dll
17)
P10 09 08 07
&>
D6 D3
H Is Is H U U*^_ |^ ^JJ I /
PO F? P2 15
\H IS 16 17
p p p P
•o 1 r2 '3
J C.
In Ir le I?
Po F? Pa P,
J (
OUTPUT R£Cr/STER
CHG
STIT
SCALE
CODE I DENT NO
04236
103
f /g
TP-+Q
?NEET
PAINTED IN USA OZAUID ll|.|)|
8
104
iLDC
7 H L 1 6 H
, 72)
08 Oc 0D
RECEIVE FROM
MAIN DATA Bus (L)
73
w
12.
113 114 II? 11615 16 17 18
Memory Input
Selector CHG
SIZE
SCALE
CODE I DENT NO
01236 380-
TOMTIT
10 of 11
PAINTED IN USA OZAUID IIMM
8
E - 4 0 4 0 ( 2 - 6 2 !
6
105
READ ENABLE
WRITE ENABLE
A /
13 12 FT 10
MKM002P MK 4002P
24 22 M 2
X 17 RAM
106
NOTES:
I. The followihg symbols are used on this scheimztic •
Connecf/on to board connector (board has ttfo 70
 t
Signal cohtinved to other sheets of schematic as indicat'ecl
V Test point connection
2 The letters AifyCjandD denote, the four redundant channels
3. The letters \^Xj^ and Z are jenera/ designations for which
when considering a s/oec/fic. channel.
4 The zl/oh* /iwet'/c designation in e^ch lo$ic symbol /W/ca/es Me
S. Pin r)umbe,rs on this schematic a/--t p*ck*<i* joih nvnihvs. r/
consequently! far fi^ck^es. with /ess th*fl j£pihs} s0rne pi*
backplune wiring //si:
? connectors ~J and H)
e  f d
h
GjCjZrtolO may be substi 'fvtecj
\t package /6C*t/on on the, board!
>e bokrcl confaihs on// /£ pi* socket*}
nvt» fairs v/ ' J/ chahj* Oh /^£ he&l'd
DRAWN BY DEPT DATE
CHECKER
•STRESS ENGR
WT ENGR
MATL ENGR
RELIABILITY
GR ENGR $, XJ2-c^L H /I V 7/
PROJECT
> ' £, , y+*wL*AH*. \ 1 "I ~")l
CUST RPRSNTV
TEST POINT ASSIGNMENTS
T.fi No.
/ A
2A
3A
5 A
6A
7A
8A
IOA
IB
38
4/8
5£
GB
7B
88
9B
108
SIGNAL NAME
LA Xfer-(L)
Da fa To M/OU
Receive From MD8(4
Xfer To M/OU
Status Dad~a
Read Aolc/r-es.
Select
s S&lect
Load Clock a)
Oaf* Shift Eihzble.
Data Re.q Shi
LDC
tt(L)
Knit £ve.h Parity
Reject I, O. V/ord(i-)
Inhihi t S W Decoding (*•)
fj ^ ^r
fj \jy
Set E-\sen fari >
ADV/
DC8
DAB
ty F.F W
A/0.
/ /
3
3
3
3
4
4
4
4
4
/ /
5 .
S
£
8
8
8
8
10
10
POST OFFICE BOX 179, DENVER, COLORADO
CONTROL AND
OUTPUT DATA LOGIC
SIZE CODE IDENT NO.
04236
SCALE
? Q /I / / ^O O ^ 1 1 *J
SHEET i £. I*)
107
8
B108
D T
0T5e/cc*(4
CONTROL LOG-IC / CHGC SCALE
380-113
TSHEFT 3o-f 1%
PRINTED IN USA OZ/V.LID III III
8
E - 4 0 4 D ( 2 - 6 2 i
7f/04
s/0&dfe»
s
"®&>°
s/£%^°
s/3<§Mj>i/f@w%
5 /rtfd?$l -(O'j///ft
cy (74V/^ .
55 65V'
±_
n Jj
^J
I^I
li
3 \ '
/J
V ^/
6 7" SEt-JE^j^ (5o\"
c O O/kM— 133-y
 W?v/t'
r/« /*o\ sna,v,/
^9a)/C/\
^/5HJ
rf.r7 /5x*"*
/?^AD^/Ov5^3
r^: QSMa^
CT^7 ^uVJ*^*'*
Mf\nf i i jvnuuc, ii^
CONTROL fSJ~^
"' ' r\J
T<~ /~\ s^I O I 1 ^ \ \
74-i
/ Ix
\
1.3A
1
 ^ 1 ' 1
M/W ^  (T^L*"WO^/
A»0£>£ ^ ^V-^
/pij _
*tn
H*
CONTROL LOGIC
109
7+LO +
I
7+i ilL
C.B
£
7+L6 +
12
7+L74
rC7
\
7tLO^
II
D C 7 ^
7+LJ+
7+LOO
6
7+LO+.
W6
Q&
85
O Q
7f^7f
o/a -
/2
y/
^
i/oP
0 q
7+L7+
oia -•
H
£>C
V/3
9
a i
/a
jj_
If
D
7+1
C DI
0
V
>
CL \V
3^,11,11
SHliK
// 04
Of/« . /o
' — • 1
_J£_ N
 g SMf.
** i /^^
9 Ol ^ /
TP-&A
I ^ /
T7
JV9A
TP-7A
7*0 +
SHIZ /) AOQAEtf
SELECT
& H 7
/Q
JL
7+too
M.
>o\>8
12.
II
hto
O Q
74A7f
cx^^
T^
(S-f
7^74
.P/7 r
tj
TP-6A
5«7
74 .^0 f
6 -
 J
V
SIZE CODE IDENT NO.
2/J
/
CHG
SCALE
01236 38O -1/3
PRINTED IN USA OZALIO Ill-tlf
8
E- 4 u 4 u ( 2 - 6 2 J
of
110
I
>l
v/l
«QC
QC
ff
0
<
UJ
UJ
3W
V
D q
7fA7f
, E.IS
DATA.
P
O G.
/J
ALL FAULTS £06-10
r~
4 \/p
0 Q
/3
A4 V
^
7f/7f
CHG
SIZE CODE I DENT NO
04236
SCALE
380-1/3
8HEET
03INTED IN USA OZAUID III 111
8
E - 4 0 4 D I 2 - 6 2 ,
I l l
4 Q c o
M
 74/7?
is i") ao) (a/
380-113
STATUS REGISTER
POINTED IN USA
8 . 5
112
B
DATA REGISKR
PAINTED IN USA
113
sio
HAM
PV
py
PA
Pit
CHANNEL
A
PA
PC
PG
PD
B
PB
PP
PC
PA
c.
PC
PA
pet
PQ
O
PD
PB
PA
PC
Xm/'t E*»(UZ) *"s
AUTHENTIC DATA SELECTOR
PAINTED IN USA OZALID II).Ill
8
114
PAINTED IN USA OZAUID Ill-Ill
8
115
AI/UA/ DATA &US
W/WFFORA? GENERATOR
CHQ
A
SIZE CODE IDENT NO
04236
SCALE
380 ~
SHEET
10 of
8
116
LDC
Write 8
Loca l Data
Input Logic
380-113
SHEET
// of
POINTED IN USA OZALID |||.|)| E - 4 04D-A 2 - 6 2 ;
8
117
Add ress
Register
CHG
SIZE
SCALE,
CODE I DENT NO.
04236 380 -1 /3
5HTET
POINTED IN USA OZALIO Ill-Ill
8
118
NOTES '-
/. J~his JcAe/wa/Vc shows /"Ae
77?e c/r-ci/ifs for a// four
on w A / & A
/"A-a/> snifters z*e
are cohhune,d on three,
circuit of /"A /"y/>
used in one c/a/>»«/ of f~he
boat-els. 7~6e c/t-ct/t^s
for eac/> /"e/-/^//>a/ ^A<?K//
d/i ^ loO&r<x. The. /"<?/>
anal t~he
o/i
numbers 1~o *ho1~he.r. To a to/ in locatin a
/"Ae s /** / /s/s * o i*c, /o*/eq/ m /"Ac
CIRCUIT NAME
ttzih Oat* Bus Qvver
Main $up> Bus
/3</.s Receiver
/.oca/ J"(//p- 5</5 Driver
Local Dzf* Bus Driver
fltceirer
-00?
-00?
6
-00?
-o/?
-on
-oil
**>.
76
8
-fj"
At.
5
D
Vo
-oo?
-o/?
-02?
Jfi
/~/4
/-e/er
DRAWN BY DEPT DATE
^0 J £ s" ^ ? tf d ^ ^t~ -~ 2 3^75^fj/e £ ^E w*^V. r v •* £ J *s '~"r C
CHECKER
STRESS ENGR
WT ENGR
MATL ENGR
I RELIABILITY
i GR ENGR
PROJECT
CUST RPRSNTV
POST OFFICE BOX 179. DENVER, COLORADO
DATA TERMINAL
SIZE CODE IDENT NO.
04236 330-114
SCALE SHEET . £ ~7
1 & i f
DAB
n Data Bus
119
CHG
SIZE CODE I DENT NO-
01236
SCALE
3 8 0 - i 14
SHETT
Z of 7
PRINTED IN USA OZALIO III 111
8
L - 4 0 4 D ( 2 - 6 2 ;
+ 12V
ISOLATED
— ISOL./TTTD
GROUND
-i- 0.0+7s*f
JTc/,c/3
+ \2v
SYSTEM v
SYSTEM
__0.0 + 7s-f-
120
Su pervisory /?ece/ ve/~
CHG
SIZE CODE I DENT NO.
04236 380-//4
SCALE SHEET
PAINTED IN USA OZAL.ID III-IH
8
B121
SYSTEM
Main Dat# Bw.5 Life Receiver
CHG
SIZE CODE IDENT NO.
04236
SCALE
J60-/ /4
THEFT
•*INTIO IN US* OZALID IM-IM
8
122
M/DU
S.W. CLOCK
M/DU
SUPERVISORY WORD
SU/>£.RVI*OW 'Bus
LOCAL suf>.
POINTED IN USA OZALID Ill-Ill
8 7
CHG
6
su.
SCALE
CODE IDENT
01*23
NO.
6 380 -114
*
H E E T
^ 0 f 7 • -
5
-t-5~v
T±
-£
a.E~f
LOB
CLOCK 3-3K
-m J
/.a*
430
LOB
DATA 3.3Kj—^^^^
-f-C*/*,C*/£
123
LOCAL
ourPUT
BUS RET.
PRINTID IN USA OZAUID ll|.|)l
8 7
CHG
SIZE CODE IDENT NO.
04236 380-114
SCALE NOT . , ^6 or 7
C - 4 0 4 D I 2 - 6 2 i
6 5
124
SYSTEM^r ISOLATTD
GROUND
CHG
SIZE
SCALE
CODE IDENT NO
04236 380-JI+
T5HETT
7
• AINTIO IN U*A OZALlP (M-M
8
04 U I Z -6 Z
_ _AI I
MO res.
+/OO -^ Z
+/OO- 32.
-i/oo-se
A/ r##v Affi C/ ^ C^. El THCL- 21£?
3 A/ 7-#&U sQ£ PAftT- ft, SD6Z/OO
f. Rl TriCJ ^20 WS. \0{JK-(0.l"A>.
;'*
04236 38°-?s
_C
•|! Pj&t 1-16 . I
r
ANALOG-
DATA N
ANALOG-
DATA L
B/NAftY
DATA LI
i
l)A.U-iZE&»TCK V/MJjeft AKE IN CUM*;
Z1ALL C/(PACITOR VN.UE4 ARE M+;
ARE MFS<L EKCEPT O./%.
ELECTRICAL
ANALO&/BINARY <5I6NAL
CONPITIONEe.
04896
